GaN Switch Circuit With Hybrid Diode for High Voltage Handling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional power electronic transistors face limitations in handling high voltages and currents efficiently, particularly in switching times and on-resistance, with silicon-based devices being inadequate for advanced power applications, while silicon carbide and Group III-N semiconductor devices show promise but require innovative configurations to enhance performance.

Innovation Solution

A switch circuit and semiconductor device design incorporating a high-voltage Group III nitride-based transistor with a hybrid diode, where a depletion mode transistor is serially coupled with a diode in a cascode arrangement, providing a low forward voltage drop and low leakage current, and integrated with a silicon-based substrate to achieve improved performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If silicon-based transistors are used for power electronic applications, then manufacturing maturity and ease of fabrication are maintained, but handling high voltages and currents efficiently is limited

Engineering Contradiction:
Improvehigh voltage and current handling capabilityVSAvoidfabrication capability
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent employs a hybrid structure combining Group III-N semiconductor material (such as GaN) for the high-voltage transistor channel with a silicon-based substrate. This composite approach leverages the superior electrical properties of Group III-N materials for high voltage and current handling while utilizing the mature manufacturing processes and mechanical stability of silicon substrates, thus resolving the contradiction between performance and manufacturability

Inventive Principle:
Principle #40Composite materials

2Productivity

If conventional silicon-based devices are used, then manufacturing processes are成熟 and cost-effective, but switching times are slow and on-resistance is high

Engineering Contradiction:
Improveswitching speedVSAvoidon-resistance
Core Design Contradiction:
ProductivityVSLoss of energy

Solution Approach 1:

The patent changes the fundamental material parameter from silicon to Group III-N semiconductor material for the transistor channel. This material substitution enables significantly faster switching times and lower on-resistance due to the superior electron mobility and breakdown characteristics of Group III-N materials, directly addressing the performance limitations of conventional silicon-based devices

Inventive Principle:
Principle #35Parameter changes

3Reliability

If Group III-N semiconductor devices are used to carry large currents and support high voltages, then performance is improved, but device configuration complexity increases

Engineering Contradiction:
Improvehigh voltage and current capabilityVSAvoidconfiguration complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent introduces a hybrid diode structure as an intermediary element, comprising a depletion mode transistor serially coupled with a diode in a cascode arrangement. This hybrid diode works in conjunction with the enhancement mode transistor to achieve bidirectional voltage blocking capability, simplifying the overall device configuration while maintaining high voltage and current handling performance

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS9356017B1Switch circuit and semiconductor device
Publication Date: 2016.05.31 INFINEON TECH AUSTRIA AG
  • US9356017B1 patent drawing
  • US9356017B1 patent drawing
  • US9356017B1 patent drawing

AI summary

In an embodiment, a switch circuit includes an input drain node, an input source node and an input gate node, and a high voltage transistor having a current path coupled in parallel with a hybrid diode. The hybrid diode includes a depletion mode transistor serially coupled with a diode and operatively coupled in a cascode arrangement with the input source node.