GaN Switching Device Non-Planar Structure Carrier Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing methods for manufacturing enhanced gallium nitride switching devices face challenges such as low threshold voltage, current collapse effects, and instability due to etching and doping issues, which affect the reliability and performance of high-power and high-frequency devices.

Innovation Solution

The method involves forming non-planar structures on the substrate and channel layer to interrupt two-dimensional electron gas, eliminating the need for etching the barrier layer and reducing the requirement for p-type doping, thereby enhancing device stability and performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If etching is used to locally decrease aluminum gallium nitride layer thickness below gate electrode, then carrier concentration is reduced, but manufacturing precision deteriorates due to difficulty in controlling etching thickness

Engineering Contradiction:
Improvecarrier concentrationVSAvoidetching thickness control
Core Design Contradiction:
Quantity of substanceVSManufacturing precision

Solution Approach 1:

The patent extracts and removes the aluminum gallium nitride barrier layer selectively in the gate region through etching, creating a localized reduction in barrier layer thickness. This extraction approach directly reduces the two-dimensional electron gas concentration below the gate electrode, achieving the desired carrier concentration control while accepting the manufacturing precision challenges inherent in selective etching processes.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent applies local quality by creating a non-uniform barrier layer structure where the aluminum gallium nitride layer thickness varies spatially. The barrier layer is locally thinned or removed specifically in the gate region while maintaining full thickness in other areas, thereby achieving localized carrier concentration control without affecting the overall device structure.

Inventive Principle:
Principle #3Local quality

2Quantity of substance

If fluoride plasma processing is used to inject negative ions into barrier layer, then two-dimensional electron gas is depleted, but reliability deteriorates due to crystal structure destruction

Engineering Contradiction:
Improvetwo-dimensional electron gas concentrationVSAvoidcrystal structure integrity
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The patent replaces the chemical/mechanical fluoride plasma processing method with a controlled etching approach. Instead of using aggressive fluoride ions that can damage the crystal structure, the invention employs a more controlled barrier layer removal process that achieves the same electrical effect (carrier depletion) while preserving the structural integrity of the gallium nitride crystal lattice.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

3Strength

If p-type aluminum gallium nitride is used below gate electrode, then conduction band energy level is increased, but productivity deteriorates due to insufficient hole density

Engineering Contradiction:
Improveconduction band energy levelVSAvoidhole density
Core Design Contradiction:
StrengthVSProductivity

Solution Approach 1:

The patent creates a localized region with modified electrical properties by removing the barrier layer in the gate region, effectively copying the electrical characteristics of a p-type structure (high conduction band) without actually introducing p-type doping. This approach achieves the desired energy level modification while avoiding the productivity limitations associated with low hole density in p-type gallium nitride.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS10026834B2Method of manufacturing enhanced device and enhanced device
Publication Date: 2018.07.17 ENKRIS SEMICON
  • US10026834B2 patent drawing
  • US10026834B2 patent drawing
  • US10026834B2 patent drawing

AI summary

A method of manufacturing an enhanced device and an enhance device are provided. The method comprises: preparing a substrate, and forming a non-planar structure in the substrate; depositing a nitride channel layer on the substrate, a gate region, a source region and a drain region being defined on the nitride channel layer, the gate region of the nitride channel layer having a non-planar structure transferred from the non-planar structure of the substrate; depositing a nitride barrier layer on the nitride channel layer, the nitride barrier layer having a non-planar structure located above and corresponding to the non-planar structure of the nitride channel layer, the nitride barrier layer and the nitride channel layer forming a nitride channel layer/nitride barrier layer heterojunction.