Gate Bus Layout for Higher UIS Current in Semiconductor Devices
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional power semiconductor devices face issues with unclamped inductive switching (UIS) current, leading to potential device failure due to high current and voltage dissipation, which can cause thermal runaway and hotspot formation.
Innovation Solution
The design incorporates gate bus segments with varying widths, increasing from a distal end to a proximal end to enhance current carrying capacity without increasing the active region's size, thereby improving the device's ability to handle UIS current.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the gate bus width is increased to handle UIS current, then the current carrying capacity is improved, but the active region size increases
Solution Approach 1:
The gate bus is designed with non-uniform width where the first portion (closer to the gate pad) has a greater width than the second portion (farther from the gate pad). This local variation in geometry concentrates the current handling capability where UIS current dissipation is most critical, near the gate pad, while maintaining a narrower width in regions where less current is dissipated, thereby preserving active region area.
2Temperature
If the gate bus width is increased to reduce thermal runaway risk, then the thermal management is improved, but the device area increases
Solution Approach 1:
The wider first portion of the gate bus is positioned to handle the highest current density and generate the most heat near the gate pad, providing enhanced thermal management where it is most needed. The narrower second portion extends toward the channel regions where current density and heat generation are lower, thus achieving effective thermal management across the device without unnecessarily increasing the overall device area.
Data Source
AI summary
A semiconductor device includes semiconductor layer, a gate pad on the semiconductor layer, and a longitudinal gate finger on the semiconductor layer, the longitudinal gate finger having opposing first and second ends. The semiconductor device includes a first gate bus segment on the semiconductor layer. The first gate bus segment extends adjacent the first end of the longitudinal gate finger and has a proximal end nearest the gate pad and a distal end farthest from the gate pad. The first gate bus segment has a first width at the proximal end and a second width at the distal end. The first width is greater than the second width.