Gate-Drive Control for SiC and IGBT Desaturation Turn-Off

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-power silicon carbide (SiC) power semiconductor devices experience voltage switching spikes and ringing due to their fast turn-on and turn-off times, which can limit their effectiveness, and existing methods to mitigate these issues, such as using resistors, reduce efficiency.

Innovation Solution

Implementing a gate-drive controller with a master control unit (MCU) that employs multi-level turn-off (MLTO) and turn-on strategies, including two-level turn-off (2LTOff) and multi-level turn-off (MLTO) techniques, to manage switching speeds and reduce voltage spikes by gradually changing the gate voltage in multiple steps, and using real-time monitoring of Vce or Ic to optimize switching characteristics.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of energy

If fast switching speeds are used in SiC power devices, then switching losses are reduced and efficiency is improved, but voltage switching spikes and ringing are generated

Engineering Contradiction:
Improveswitching lossesVSAvoidvoltage switching spikes and ringing
Core Design Contradiction:
Loss of energyVSObject-generated harmful factors

Solution Approach 1:

The gate voltage is divided into multiple levels (e.g., 0V, +15V, +25V, +35V) instead of a single transition. The MCU applies these levels sequentially through a multi-level turn-off strategy, where each level transition is controlled by comparing Vce/Vds against predetermined thresholds. This segmentation of the voltage transition reduces the rate of change (dV/dt) and minimizes voltage spikes while maintaining fast overall switching performance.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The gate voltage levels are dynamically adjusted based on real-time monitoring of Vce or Vds. The MCU continuously compares the device voltage against reference values and automatically transitions between gate voltage levels as conditions change. This dynamic control allows the system to optimize switching speed while suppressing voltage spikes adaptively during each switching cycle.

Inventive Principle:
Principle #15Dynamics

2Speed

If multi-level turn-off strategies are implemented to reduce voltage spikes, then switching speed is optimized, but device complexity increases

Engineering Contradiction:
Improveswitching speedVSAvoidcontrol system complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The MCU performs multiple functions: it monitors Vce/Vds, compares against reference values, generates appropriate gate voltage levels, and controls the switching sequence. By consolidating these functions into a single microcontroller unit, the system achieves complex multi-level control without proportionally increasing overall system complexity. The same MCU also handles normal switching operations and fault detection, making the control system multi-functional.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system implements real-time feedback by continuously monitoring Vce or Vds and comparing against predetermined reference values. The MCU uses this feedback to automatically determine when to transition between gate voltage levels. This closed-loop feedback mechanism simplifies control logic compared to open-loop timing-based approaches, as the system self-adjusts based on actual device conditions rather than requiring complex external control circuitry.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS10530353B2Gate drive control system for SiC and IGBT power devices to control desaturation or short circuit faults
Publication Date: 2020.01.07 MICROCHIP TECHNOLOGY INC
  • US10530353B2 patent drawing
  • US10530353B2 patent drawing
  • US10530353B2 patent drawing

AI summary

A gate-drive controller for a power semiconductor device includes a master control unit (MCU) and one or more comparators that compare the output signal of the power semiconductor device to a reference value generated by the MCU. The MCU, in response to a turn-off trigger signal, generates a first intermediate drive signal for the power semiconductor device and generates a second intermediate drive signal, different from the first drive signal, when a DSAT signal indicates that the power semiconductor device is experiencing de-saturation. The MCU generates a final drive signal for the power semiconductor when the output signal of the one or more comparators indicates that the output signal of the power semiconductor device has changed relative to the reference value. The controller may also include a timer that causes the drive signals to change in predetermined intervals when the one or more comparators do not indicate a change.