Gate Driver Hold Capacitor for Transistor Voltage Protection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The reliability of gate drivers in display devices is compromised due to damage in transistors, leading to improper generation of gate signals.
Innovation Solution
A gate driver design incorporating a hold capacitor connected between the second control node and a constant voltage line, maintaining the high gate voltage level and preventing excessive drain-source voltage increase in transistors, thus ensuring consistent operation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a gate driver includes multiple stages with transistors to generate gate signals, then the gate driver can functionally operate to drive display panels, but transistor damage occurs leading to deteriorated reliability
Solution Approach 1:
The patent applies beforehand cushioning by introducing a hold capacitor connected to a constant voltage line that maintains voltage levels during transistor transitions. This capacitor cushions against voltage spikes and prevents excessive drain-source voltage increases that could damage transistors, thereby protecting the gate driver structure and improving reliability without adding significant complexity
Solution Approach 2:
The hold capacitor serves as an intermediary element between the transistor circuit and the constant voltage line. It mediates voltage transitions by maintaining stable voltage levels during switching operations, preventing direct voltage stress on transistors while ensuring proper signal generation, thus improving reliability without substantially increasing device complexity
2Reliability
If transistor on-current is maintained to ensure normal operation, then gate signals are generated correctly, but drain-source voltage increases excessively causing transistor damage
Solution Approach 1:
The hold capacitor provides beforehand cushioning by being pre-connected to the constant voltage line and actively maintaining voltage levels during transistor switching. This cushions against excessive drain-source voltage increases before they can damage the transistor, allowing on-current to be maintained for stable operation while preventing harmful voltage spikes
Solution Approach 2:
The patent converts the potentially harmful effect of voltage transitions during switching into a beneficial effect by using the hold capacitor to ride along with the voltage transition. The capacitor's connection to the constant voltage line allows it to absorb and release energy in a way that maintains stable voltage levels, turning the harmful voltage spike into a controlled transition that protects the transistor
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The design enhances the reliability of the gate driver by maintaining transistor on-current, ensuring normal operation and improved signal generation.
Implementation Method 1
A gate driver design incorporating a hold capacitor connected between the second control node and a constant voltage line, maintaining the high gate voltage level
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A gate driver includes stages, each including a first pull-up control circuit configured to apply a previous carry signal to a first control node, a buffer circuit configured to output a gate clock signal as a gate output signal, and a pull-down circuit configured to output a second low voltage as the gate output signal. The first pull-up control circuit includes a 4-1st transistor including a control electrode, a first electrode, and a second electrode connected to a second control node. The first pull-up control circuit includes a 4-2nd transistor including a control electrode, a first electrode connected to the second control node, and a second electrode connected to a first control node. The first pull-up control circuit includes a hold capacitor including a first electrode connected to the second control node and a second electrode configured to receive a constant voltage.