Power Transistor Gate Driver Feedback for Turn-Off Oscillation Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Power transistors, especially silicon carbide (SiC) transistors, face challenges in optimizing switching processes due to large operating ranges, leading to oscillation and energy losses, as simple control methods struggle to set optimal switching speed limits and efficiently manage switching states across various operation point vectors.
Innovation Solution
A gate driver system with a multistage gate driver circuit and a controller that measures transistor parameters to regulate the length of boost intervals during turn-off switching events, using feedback from the drain-source voltage oscillation to adjust the switching speed and minimize oscillations and energy losses.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If simple control with two voltage levels and a series resistor is used, then the control behavior is uniform and constant across all operation points, but the control does not behave optimally for a wide operating range and cannot exploit the switching speed limit optimally for every operation point vector
Solution Approach 1:
The patent implements dynamic control by transitioning from static two-level voltage control to multi-level voltage control with adjustable switching speeds. The gate driver circuit uses multiple voltage levels (e.g., VGH1, VGH2, VGL1, VGL2) and adjustable resistance values to dynamically adapt the switching behavior to different operation point vectors, allowing optimal exploitation of switching speed limits across the entire operating range while maintaining uniform control behavior through systematic control methods.
Solution Approach 2:
The patent changes control parameters by introducing multiple voltage levels and adjustable resistance values in the gate driver circuit. Instead of fixed two-level control, the system varies gate voltage levels and resistance values according to different operation points, enabling optimal switching speed control for each operating condition while maintaining overall system uniformity through coordinated parameter adjustment.
2Loss of energy
If switching speed is increased to reduce switching losses and achieve higher switching frequencies, then energy efficiency improves, but oscillation occurs and electromagnetic compatibility deteriorates
Solution Approach 1:
The patent applies periodic action through controlled oscillation damping. The gate driver circuit uses periodic voltage pulses at multiple levels to systematically control the switching process, applying different voltage levels during different phases of the switching cycle. This periodic multi-level control dampens unwanted oscillations while maintaining fast switching speeds, reducing switching losses without compromising electromagnetic compatibility.
Solution Approach 2:
The patent implements feedback control by monitoring switching behavior and adjusting gate driver parameters accordingly. The system detects oscillation conditions and electromagnetic interference levels, then dynamically adjusts voltage levels and resistance values in the gate driver circuit to suppress oscillations while maintaining optimal switching speed, thereby reducing switching losses without generating harmful electromagnetic interference.
3Loss of energy
If switching speed is increased to reduce switching losses, then energy efficiency improves, but electrical overload risk increases due to switching too quickly
Solution Approach 1:
The patent implements dynamic protection by using multi-level voltage control with adjustable switching speeds. The gate driver circuit can adaptively select appropriate voltage levels and switching rates based on real-time operating conditions, enabling fast switching to reduce losses while automatically slowing down when approaching electrical overload limits, thus maintaining reliability across all operating conditions.
Solution Approach 2:
The patent uses feedback control to monitor switching speed and detect conditions approaching electrical overload. The system continuously adjusts gate driver parameters based on feedback signals, reducing switching speed when overload risk is detected while maintaining optimal speed under normal conditions, thereby minimizing switching losses without compromising electrical overload protection.
4Loss of energy
If multi-stage or multi-speed control is used to optimize switching process and resolve conflicts between oscillation and energy loss, then switching performance improves, but device complexity increases
Solution Approach 1:
The patent applies segmentation by dividing the gate driver circuit into multiple independent stages, each responsible for specific voltage levels and switching functions. This modular segmentation allows optimized control for different operating conditions while maintaining manageable circuit complexity through systematic division of control functions across multiple stages.
Solution Approach 2:
The patent implements multi-functionality by designing the gate driver circuit to perform multiple control functions using shared components. The same multi-level voltage sources and resistance elements serve both oscillation damping and switching speed optimization functions, reducing overall device complexity while achieving multiple control objectives simultaneously.
Data Source
Figure 1
Figure 2A~2B
Figure 2C~2D
AI summary
A method of driving a transistor includes generating an off-current during a plurality of turn-off switching events to control a gate voltage at a gate terminal of the transistor, wherein generating the off-current includes sinking a first portion of the off-current from the gate terminal to discharge a first portion of the gate voltage, and sinking, during a boost interval, a second portion of the off-current from the gate terminal to discharge a second portion of the gate voltage; measuring a transistor parameter indicative of an oscillation of a drain-source voltage of the transistor for a first turn-off switching event during which the transistor is transitioned off; activating the first portion of the off-current for a second turn-off switching event; and activating the second portion of the off-current for the second turn-off switching event, including regulating a length of the boost interval based on the measured transistor parameter.