Gate Driver Circuit Stabilizing Q Node Voltage for Uniform Display Luminosity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Display devices with flat panels, such as liquid crystal and organic light-emitting displays, face image quality issues due to output differences in gate signals, leading to uneven luminosity across lines, causing some areas to appear brighter or darker than intended.

Innovation Solution

A gate driver circuit with multiple stage circuits, including M nodes, Q nodes, and QB nodes, is implemented to reduce output differences by stabilizing voltage levels and bootstrapping signals, ensuring uniform gate signals across all lines.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If conventional gate driver circuits are used, then the device structure is simple, but output differences between gate signals occur causing non-uniform luminosity

Engineering Contradiction:
Improveuniformity of gate signal outputVSAvoidcomplexity of gate driver circuit
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The gate driver circuit is divided into multiple stage circuits (first stage circuit, second stage circuit, third stage circuit, etc.), where each stage circuit generates gate signals for specific gate lines. This segmentation allows independent optimization of each stage to reduce output differences while maintaining overall system manageability.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different stage circuits are configured with different circuit structures tailored to their specific functions. For example, the first stage circuit uses a different configuration than the second stage circuit, allowing each stage to be optimized for its specific role in generating uniform gate signals, thereby improving overall output uniformity.

Inventive Principle:
Principle #3Local quality

2Reliability

If gate signal output differences are reduced through multiple stage circuits, then image display quality is improved, but the circuit structure becomes more complex

Engineering Contradiction:
Improveimage display qualityVSAvoidgate driver circuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

Multiple stage circuits are merged into a single integrated gate driver circuit system that shares common power supply lines (EVDD, EVSS) and control signals. This merging approach improves image display quality through coordinated operation of multiple stages while avoiding the complexity of completely separate circuits.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The gate driver circuit is designed with universal components and structures that can be replicated across multiple stages. Each stage circuit uses similar building blocks (transistors, capacitors, resistors) configured in different patterns, allowing the system to achieve high reliability through multi-stage operation without proportionally increasing overall complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS11551619B2Gate driver circuit and display device including the same
Publication Date: 2023.01.10 LG DISPLAY CO LTD
  • US11551619B2 patent drawing
  • US11551619B2 patent drawing
  • US11551619B2 patent drawing

AI summary

A gate driver circuit can include a plurality of stage circuits, in which each of the plurality of stage circuits supplies a gate signal to gate lines arranged in a display panel, and includes an M node, a Q node, a QH node, a QB node, a line selector, a Q node controller, a Q node and QH node stabilizer, an inverter, a QB node stabilizer, a carry signal output circuit portion, a gate signal output circuit portion, and a Q node bootstrapper, in which the Q node bootstrapper is connected between the carry signal output circuit portion and the gate signal output circuit portion, or the gate signal output circuit portion is connected between the carry signal output circuit portion and the Q node bootstrapper.