Gate Driver Segmentation for 3D Display Crosstalk Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing 3D stereoscopic display devices experience image quality degradation due to 3D crosstalk caused by interference between right-eye and left-eye images, leading to perceived afterimages.

Innovation Solution

A display device with a gate driver that outputs gate-on voltages to gate lines in a manner that prevents overlap, using two scan start signals and clock signals to ensure synchronized but non-overlapping gate-on voltages for odd and even numbered stages, allowing for simultaneous application of black data voltage to all pixels during a black period, reducing the black period length.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Object-affected harmful factors

If gate-on voltages are applied sequentially to prevent overlap, then 3D crosstalk is reduced, but the frame period increases

Engineering Contradiction:
Improve3D crosstalkVSAvoidframe period
Core Design Contradiction:
Object-affected harmful factorsVSDuration of action of moving object

Solution Approach 1:

The gate lines are divided into two groups (odd-numbered and even-numbered) that are driven by separate scan start signals. This segmentation allows simultaneous driving of different gate line groups without overlap, reducing the total frame period while preventing 3D crosstalk between right-eye and left-eye images.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Two scan start signals with different phases are used to periodically drive odd and even gate line groups alternately. The first scan start signal drives odd-numbered gate lines during one phase, while the second scan start signal drives even-numbered gate lines during another phase, creating a periodic non-overlapping drive pattern that reduces crosstalk and shortens frame period.

Inventive Principle:
Principle #19Periodic action

2Object-affected harmful factors

If black period is extended to reduce crosstalk, then image quality improves, but productivity decreases

Engineering Contradiction:
Improve3D crosstalkVSAvoidrefresh rate
Core Design Contradiction:
Object-affected harmful factorsVSProductivity

Solution Approach 1:

By segmenting the gate drive into two independent groups driven by separate scan start signals, the black period requirement is reduced. Each group can be driven more efficiently without needing extended black periods for complete signal decay, thus maintaining image quality while improving refresh rate.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The gate-on voltages are applied in a predetermined non-overlapping sequence using phase-shifted scan start signals, ensuring that residual voltages from one group have decayed before the next group is activated. This preliminary timing arrangement prevents crosstalk without requiring extended black periods, thereby maintaining high productivity.

Inventive Principle:
Principle #10Preliminary action

3Productivity

If simultaneous gate-on voltage application is used, then productivity increases, but 3D crosstalk occurs

Engineering Contradiction:
Improverefresh rateVSAvoid3D crosstalk
Core Design Contradiction:
ProductivityVSObject-affected harmful factors

Solution Approach 1:

The gate driver is segmented into multiple output groups (odd and even) that operate semi-independently with phase-shifted scan start signals. This allows simultaneous activation of different groups while preventing overlap within each group, achieving high productivity without 3D crosstalk.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Phase-shifted periodic scan start signals are used to control different gate line groups. The periodic nature ensures that when one group is activated, the other is in a different phase, allowing simultaneous operation without voltage overlap, thus achieving high refresh rates without crosstalk.

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS9111506B2Display device having a gate driver responsive to multiple scan start signals
Publication Date: 2015.08.18 SAMSUNG DISPLAY CO LTD
  • US9111506B2 patent drawing
  • US9111506B2 patent drawing
  • US9111506B2 patent drawing

AI summary

A display device includes a plurality of pixels arranged in matrix, a plurality of gate lines, a plurality of data lines, and a gate driver connected to the plurality of gate lines. The gate driver receives a first scan start signal, a second scan start signal and clock signals and outputs a gate-on voltage to each of the plurality of gate lines. The gate driver outputs the gate-on voltage to the plurality of gate lines such that the gate-on voltages do not overlap with each other when the gate driver receives the first scan start signal. The gate driver outputs the gate-on voltage to at least two of the gate lines at substantially the same time when the gate driver receives the second scan start signal.