Gate Driving Circuit Capacitance Layout for Reduced Output Delay

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing display panels experience abnormal outputs from the driving circuit, affecting the display effect due to output delays and small steps in the gate driving circuit caused by mismatched capacitances in cascaded shift registers.

Innovation Solution

The gate driving circuit incorporates shift registers with distinct capacitances in coupling modules to stabilize output signals, using a first and second capacitor with differing capacitances to quickly adjust node potentials, reducing output delays and improving display quality.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If cascaded shift registers are used in the gate driving circuit, then the driving circuit can operate normally with signal transmission, but output delays and small steps occur due to mismatched capacitances

Engineering Contradiction:
Improveoutput stabilityVSAvoidoutput delay
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies local quality by assigning different capacitance values to different coupling modules within the cascaded shift registers. Specifically, adjacent shift registers have coupling modules with different capacitances (first capacitance value for even-numbered registers, second capacitance value for odd-numbered registers), which locally compensates for signal delays and eliminates output abnormalities while maintaining overall circuit reliability.

Inventive Principle:
Principle #3Local quality

2Reliability

If capacitances in coupling modules are made different, then output stability is improved and delays are reduced, but circuit complexity increases

Engineering Contradiction:
Improveoutput stabilityVSAvoidcircuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent segments the gate driving circuit into multiple shift register units, each containing coupling modules with specifically designed different capacitance values. This segmentation allows each unit to be optimized independently with different capacitance configurations, improving overall output stability while maintaining a modular and manageable circuit structure.

Inventive Principle:
Principle #1Segmentation

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution enhances output stability and reduces display abnormalities by minimizing falling edges in the output waveform, thereby improving the overall display effect and circuit reliability.

Implementation Method 1

The first coupling module includes a first switch unit and a first capacitor, the first switch unit is respectively connected to the second clock end, the second power end and a fifth node, and the first capacitor is placed between, and connected to, the fifth node and the fourth node. The second coupling module includes a second capacitor placed between, and connected to, the fourth node and a shift output end.

Methodology Applied
Scientific EffectCapacitance: Capacitance

Data Source

PatentUS12512029B1Gate driving circuit with reduced output delay, display panel and display device having gate driving circuit with reduced output delay
Publication Date: 2025.12.30 XIAMEN TIANMA DISPLAY TECH CO LTD
  • US12512029B1 patent drawing
  • US12512029B1 patent drawing
  • US12512029B1 patent drawing

AI summary

Gate driving circuit, display panel and display device are provided. The gate driving circuit includes a plurality of cascaded shift registers. A shift register of the plurality of shift registers includes an input module, a node control module, a first coupling module, a second coupling module and an output module. The input module is configured to adjust potentials of a first node and a second node. The node control module is configured to adjust potentials of a third node and a fourth node. The first coupling module includes a first switch unit and a first capacitor. The second coupling module includes a second capacitor placed between, and connected to, the fourth node and a shift output end. The output module is configured to control a signal at the shift output end. A capacitance of the second capacitor differs from a capacitance of the first capacitor.