Gate Driving Circuit Dummy Stage Area Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing gate driving circuits for display devices occupy significant circuit area, limiting the miniaturization of display panels and increasing the risk of capacitance interference between adjacent wirings.

Innovation Solution

The proposed gate driving circuit incorporates a plurality of driving stages and a dummy driving stage, where each stage outputs a carry signal and a gate signal in response to a clock signal and a carry signal from the next stage, with the dummy stage generating a dummy carry signal using the clock signal and carry signals from the last and previous stages, reducing the need for a vertical start signal wiring.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of moving object

If a conventional gate driving circuit is used, then the gate lines can be driven properly, but the circuit area becomes large

Engineering Contradiction:
Improvecircuit areaVSAvoidgate driving functionality
Core Design Contradiction:
Area of moving objectVSReliability

Solution Approach 1:

The patent extracts and removes the vertical start signal wiring from the conventional gate driving circuit. By using a dummy driving stage that generates a dummy carry signal without requiring the vertical start signal, the circuit eliminates unnecessary wiring while maintaining gate driving functionality, thereby reducing the circuit area.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The dummy driving stage performs multiple functions: it generates the dummy carry signal, provides the carry signal to the last driving stage, and eliminates the need for separate vertical start signal wiring. This multi-functionality reduces the overall circuit area while maintaining proper gate driving operation.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Area of stationary object

If the circuit area is reduced, then the non-display region is minimized, but capacitance interference between adjacent wirings increases

Engineering Contradiction:
Improvenon-display regionVSAvoidcapacitance interference
Core Design Contradiction:
Area of stationary objectVSObject-affected harmful factors

Solution Approach 1:

By removing the vertical start signal wiring, the patent reduces the number of adjacent wirings in the non-display region. This extraction of unnecessary wiring minimizes capacitance interference while still achieving the required gate driving functionality with reduced circuit area.

Inventive Principle:
Principle #2Taking out (Extraction)

3Area of moving object

If a dummy driving stage is added, then the circuit area is reduced, but the device complexity increases

Engineering Contradiction:
Improvecircuit areaVSAvoiddriving stage configuration
Core Design Contradiction:
Area of moving objectVSDevice complexity

Solution Approach 1:

The dummy driving stage is a simplified copy of the actual driving stages, containing the same basic transistor structure and control logic. This copying approach allows the dummy stage to perform multiple functions (generating carry signals, eliminating vertical start signal wiring) while adding minimal complexity compared to the actual driving stages.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS9842557B2Gate driving circuit and display device having the same
Publication Date: 2017.12.12 SAMSUNG DISPLAY CO LTD
  • US9842557B2 patent drawing
  • US9842557B2 patent drawing
  • US9842557B2 patent drawing

AI summary

A gate driving circuit provides a plurality of gate lines of a display panel with gate signals, the gate driving circuit including: a plurality of driving stages which correspond to the plurality of gate lines, respectively, and each of which outputs a carry signal and a gate signal for driving a corresponding gate line in response to a clock signal, an input signal, and a carry signal of a next stage; and a dummy driving stage which outputs a dummy carry signal in response to the clock signal, a carry signal of the last stage of the plurality of driving stages, and a carry signal output from any one of the plurality of driving stages.