Gate Driving Circuit Shift Register Waveform Integrity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing gate driving circuits in flat panel displays, such as LCD and OLED devices, face issues with waveform errors in scan signals, leading to erroneous image data and interference from noise, particularly in high-definition displays, which affects image display quality and reliability.
Innovation Solution
A gate driving circuit configuration that includes multiple stages of shift registers, where each stage generates and outputs scan signals, with specific input signal combinations and reset mechanisms to ensure complete waveform integrity and stability, reducing noise interference and power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If conventional shift register configurations are used to generate scan signals, then the gate driving circuit can operate with simpler structure, but waveform errors occur in scan signals leading to erroneous image data
Solution Approach 1:
The gate driving circuit is divided into multiple independent shift register units (first shift register unit, second shift register unit, third shift register unit, etc.), each responsible for generating specific scan signals. This segmentation allows precise control of waveform generation for each signal type while maintaining overall system functionality.
Solution Approach 2:
A precharge unit is introduced to precharge nodes before the main switching operation. This preliminary action ensures that nodes are properly charged before the pull-up and pull-down units operate, preventing waveform errors and ensuring complete scan signal waveforms.
2Reliability
If simple shift register control is used, then device complexity is reduced, but noise interference affects shift registers causing image display issues
Solution Approach 1:
Different shift register units are assigned specific control characteristics. For example, the first shift register unit generates first scan signals with specific waveform characteristics, while the second unit generates second scan signals with different characteristics. This local differentiation improves noise immunity by optimizing each unit for its specific function.
Solution Approach 2:
The precharge unit acts as an intermediary between the input signals and the pull-up/pull-down units. It prepares the nodes by charging them appropriately before the main switching action, which helps isolate the shift registers from noise interference and ensures stable operation.
3Loss of energy
If conventional scan signal generation is used, then power consumption is higher, but waveform completeness is compromised leading to erroneous data writing
Solution Approach 1:
The gate driving circuit uses periodic clock signals to control the pull-up and pull-down units. These periodic actions are synchronized with the precharge unit to ensure that nodes are charged and discharged in a controlled manner, completing full waveform cycles while minimizing energy consumption through efficient switching.
Solution Approach 2:
The precharge unit continuously maintains nodes in a charged state during idle periods, and the pull-up and pull-down units operate in a coordinated continuous manner to generate complete scan signal waveforms. This continuous operation ensures waveform completeness while avoiding energy-wasting idle states.
Data Source
AI summary
The invention provides a gate driving circuit and a display apparatus. The gate driving circuit includes 1.sup.st to N.sup.th stage shift registers for respectively generating and sequentially outputting 1.sup.st to N.sup.th stage scan signals to the display panel, where N is an integer greater than or equal to 4. Each of the shift registers is configured to receive a starting signal, and the starting signal is utilized to trigger the 1.sup.st and 2.sup.nd stage shift registers to generate the 1.sup.st and 2.sup.nd stage scan signals respectively, and the starting signal is utilized to reset the 3.sup.rd to N.sup.th stage shift registers.