Gate Driving Unit for AMOLED Displays Using IGZO Transistors
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current gate driving circuits for AMOLED displays face challenges in luminescence uniformity due to threshold voltage variations, requiring additional pulses for compensation, and are not suitable for large-size panels with narrow frames and low costs, as traditional peripheral IC designs are not beneficial for these requirements.
Innovation Solution
A gate driving unit with two control circuits to manage power and clock signals, allowing for stable noise suppression and programmable multi-pulse operation, enabling self-adaptation to varying initial pulse numbers, thus enhancing the circuit's flexibility and efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional peripheral IC design is adopted, then noise suppression may be achieved, but it increases cost and is not suitable for large-size panels with narrow frames
Solution Approach 1:
The patent merges the gate driving function with the display panel by integrating the gate driving circuit directly into the panel structure. The gate driving unit includes transistors (T1-T4), capacitors (C1-C2), and other components that are fabricated using the same thin-film transistor process as the display panel, eliminating the need for separate peripheral ICs and reducing overall system cost.
Solution Approach 2:
The gate driving unit is designed to be universally applicable to large-size panels with narrow frames. By using the same IGZO thin-film transistor technology for both the display pixels and the gate driving circuit, the design achieves multi-functionality and scalability across different panel sizes without requiring different approaches.
2Ease of manufacture
If a-Si technology is used, then ease of manufacture is improved, but mobility and stability deteriorate
Solution Approach 1:
The patent changes the material parameter from conventional a-Si or LTPS to IGZO (indium zinc gallium oxide) thin-film transistors. This material parameter change provides high carrier mobility comparable to LTPS while maintaining the ease of manufacture and large-area uniformity characteristics of a-Si, achieving a favorable balance between manufacturability and device performance.
3Reliability
If LTPS technology is used, then stability is improved, but cost increases and uniformity deteriorates
Solution Approach 1:
The patent changes the semiconductor layer material parameter from LTPS to IGZO. This change maintains the high stability and mobility characteristics of LTPS while improving manufacturability and uniformity across large areas, as IGZO can be deposited using low-temperature sputtering processes that are well-suited for large-area fabrication.
4Manufacturing precision
If compensation circuits are added for Vth, then luminescence uniformity is improved, but device complexity increases
Solution Approach 1:
The gate driving unit incorporates self-service compensation mechanisms where the circuit automatically compensates for threshold voltage variations through its inherent structure. The compensation is achieved using the same IGZO transistors and capacitors already present in the gate driving unit, eliminating the need for additional complex compensation circuits and maintaining signal integrity without increasing overall device complexity.
Data Source
AI summary
A gate driving unit, a gate driving circuit, a display driving circuit and a display device. The gate driving unit comprises: an input circuit; a first control circuit, configured to provide a first power voltage signal to a first control node in a case that a pull-up node is at an active voltage level; a second control circuit, configured to provide a third clock signal of a third clock terminal to a second control node in a case that the pull-up node is at the active voltage level, and pull down the second control node to a second power voltage signal of a second power voltage terminal in a case that the pull-up node is at a non-active voltage level; and an output circuit, configured to output the first power voltage signal of a first power voltage terminal to the output terminal.