Gate Line Driver Circuit Power Consumption and Reliability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing display apparatuses using complementary circuit structures with OS and LTPS transistors face issues such as increased power consumption and transistor deterioration due to insufficient signal degradation to the L level.
Innovation Solution
A display apparatus with a gate line driver circuit that includes a unit circuit comprising specific configurations of p-channel and n-channel transistors, where the n-channel transistor includes an oxide semiconductor and the p-channel transistors include silicon-based semiconductor layers, to enhance signal control and reduce power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of energy
If a complementary circuit structure with OS and LTPS transistors is used, then power consumption is reduced, but transistor reliability deteriorates due to insufficient signal degradation
Solution Approach 1:
A level restoration circuit is introduced as an intermediary component between the signal input and the complementary transistors. This circuit includes a capacitor connected between the signal input node and ground, and a pull-up transistor that restores the signal level to a high level when it drops below the threshold. This intermediary mechanism ensures reliable transistor switching while maintaining the low power consumption benefits of the complementary structure.
Solution Approach 2:
The level restoration circuit provides beforehand cushioning by proactively restoring the signal level before it can cause unreliable transistor operation. The capacitor charges in advance to maintain the high level, and the pull-up transistor activates when the signal drops, preventing the harmful effect of insufficient signal degradation from occurring in the first place.
2Loss of energy
If a complementary circuit structure is used, then power consumption is reduced, but circuit complexity increases
Solution Approach 1:
The level restoration circuit is merged with the existing complementary circuit structure by integrating the pull-up transistor and capacitor into the same circuit block. The restoration circuit shares the signal input node and works cooperatively with the complementary transistors, combining multiple functions into a unified circuit design that reduces overall complexity despite adding functionality.
Solution Approach 2:
The level restoration circuit serves multiple functions: it restores signal levels, prevents premature transistor switching, and works cooperatively with both the pull-down and pull-up transistors in the complementary structure. This multi-functionality reduces the need for separate dedicated circuits, thereby managing complexity while enhancing reliability.
Data Source
AI summary
A novel display apparatus is provided. The display apparatus includes first to fifth p-channel transistors and an n-channel transistor. A gate of the fifth p-channel transistor and a gate of the n-channel transistor which operate at the same timing are connected to different nodes. A gate of the first p-channel transistor is directly connected to the gate of the n-channel transistor. The gate of the fifth p-channel transistor is electrically connected to the gate of the first p-channel transistor through a source and a drain of the third p-channel transistor.