Gate Selection Circuit for Liquid Crystal Panel Area Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing gate selection and accumulating capacity driving circuits in active matrix liquid crystal panels require a large number of latch circuits, leading to increased panel area and circuit complexity, which hinders the miniaturization of these devices.
Innovation Solution
The proposed solution involves a gate selection circuit with a clock generation circuit that produces enable clock signals and 4-phase clock signals with different phases, along with a series of latch circuits and a switch circuit to reduce the overall circuit size by generating and sequencing clock signals for gate selection, and an accumulating capacity driving circuit that uses the gate selection signal as an enable signal to reduce the number of latch circuits needed.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If one latch circuit is required for one gate selection circuit output, then the gate selection function is achieved, but the panel area increases
Solution Approach 1:
The patent combines the latch circuit and inverter circuit into a single integrated unit, where the inverter circuit is positioned within the latch circuit structure. This merging reduces the total number of separate circuit components needed, thereby reducing the overall panel area while maintaining the gate selection function.
Solution Approach 2:
The latch circuit is designed to perform multiple functions: it latches the gate selection signal and simultaneously generates the clock signal for the next latch circuit through its inverter output. This multi-functionality eliminates the need for separate dedicated components, reducing circuit density and panel area.
2Reliability
If a control signal is required to operate the latch circuit, then the latch circuit functions correctly, but the circuit complexity increases
Solution Approach 1:
The inverter circuit within the latch circuit generates the clock signal for the next latch circuit automatically from the latch output signal. This self-service mechanism eliminates the need for external control signals to operate the latch circuit, reducing circuit complexity while maintaining reliable operation.
Solution Approach 2:
The latch circuit uses feedback from its own output signal to generate the clock signal for the next stage through the inverter circuit. This feedback mechanism allows the latch circuit to self-regulate and operate reliably without requiring additional control signals from external sources.
3Area of stationary object
If the number of latch circuits is reduced, then the panel area decreases, but the circuit functionality may be compromised
Solution Approach 1:
By merging the latch circuit and inverter circuit into a single integrated unit, the patent reduces the number of separate latch circuits needed while maintaining full functionality. The combined circuit performs both latching and clock generation functions, ensuring no functionality is compromised despite the reduction in component count.
Solution Approach 2:
The integrated latch circuit is designed as a universal component that performs multiple functions (latching, clock generation, and signal inversion) simultaneously. This multi-functionality ensures that reducing the number of separate latch circuits does not compromise circuit functionality, as each reduced latch circuit unit still performs all necessary operations.
Data Source
AI summary
The present invention relates to the circuit size of a gate selection circuit of an active matrix liquid crystal panel. A plurality of clock signals are generated by a clock generation circuit, a shift register is formed by a plurality of latch circuits, and hold information is shifted in synchronization with enable clock signals. In a switch circuit, a plurality of clock signals are sequentially outputted as gate selection signals according to each output signal of the latch circuits. A driving method and a driving apparatus of the gate selection circuit are also disclosed.