Gate Signal Error Processing for Noise-Resilient Power Switching

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing power supply apparatuses face challenges in maintaining the accuracy of gate signals due to noise generated during the switching of the gate circuit, which can lead to errors in the gate signal, especially near the edge timing.

Innovation Solution

A control apparatus is designed to include a gate signal generation circuit, a transmitter, a receiver, and an error processing circuit. The error processing circuit processes errors in the received gate signal and outputs it to the gate circuit, with a process delay greater than the sampling period but equal to or less than the state duration time, thereby avoiding burst errors near the edge timing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the gate circuit switching speed is increased to improve power supply efficiency, then productivity is improved, but noise is generated during switching which degrades gate signal accuracy

Engineering Contradiction:
Improvepower supply efficiencyVSAvoidgate signal accuracy
Core Design Contradiction:
ProductivityVSMeasurement precision

Solution Approach 1:

The error processing circuit performs preliminary correction of gate signal errors before the signal is used to control the gate circuit. By anticipating and correcting errors that would be caused by upcoming noise events, the system maintains signal accuracy without sacrificing switching speed or efficiency.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system uses feedback from detecting edge timing of gate signals to dynamically adjust error correction timing. The error processing circuit monitors when edges occur and uses this information to determine when noise will be generated, allowing it to correct errors in real-time based on actual switching conditions.

Inventive Principle:
Principle #23Feedback

2Reliability

If error correction processing is added to improve gate signal accuracy, then reliability is improved, but process delay increases which may affect switching response time

Engineering Contradiction:
Improvegate signal accuracyVSAvoidprocess delay
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

Error correction is performed in advance before the gate signal reaches the gate circuit, rather than adding delay after the fact. The correction process uses the known timing of noise events to proactively fix errors before they affect switching operation, eliminating the need for conservative delay margins.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system dynamically adjusts the timing parameters of error correction based on the detected edge timing of gate signals. By changing the temporal parameters of when correction occurs relative to when noise is generated, the system optimizes the balance between correction effectiveness and switching response time.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS12334841B2Control apparatus, power supply apparatus, processing apparatus, and method
Publication Date: 2025.06.17 KK TOSHIBA
  • US12334841B2 patent drawing
  • US12334841B2 patent drawing
  • US12334841B2 patent drawing

AI summary

According to one embodiment, a control apparatus includes a gate signal generation circuit, a transmitter, a receiver, and an error processing circuit. The gate signal generation circuit is configured to generate a gate signal to switch a state of a gate circuit. The transmitter is configured to transmit the generated gate signal. The receiver is configured to receive the transmitted gate signal. The error processing circuit is configured to process an error in the received gate signal and to output the gate signal to the gate circuit. A process delay by the error processing circuit is greater than a sampling period of the gate signal switching the state of the gate circuit and is equal to or less than a time to retain the state of the gate circuit.