Gate Stack Dipole Layers for Threshold Voltage Tuning
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The semiconductor industry faces challenges in manufacturing multi-functional FETs with ultra-low and different threshold voltages due to constraints in gate structure geometries and the difficulty in depositing varying work function metal layer thicknesses during continuous scaling down of devices like GAA FETs, finFETs, and MOSFETs.
Innovation Solution
The method involves forming NFETs and PFETs with similar work function metal layer thicknesses but different threshold voltages on the same substrate by using high-K gate dielectric layers doped with metallic dopants to induce dipoles of different polarities and concentrations, and in some cases, incorporating dual metal oxide layers to achieve desired threshold voltages without varying the WFM layer thickness.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If varying work function metal layer thicknesses are used to achieve different threshold voltages, then different threshold voltages can be obtained, but the manufacturing complexity and difficulty increase significantly
Solution Approach 1:
The patent applies local quality by doping the high-K gate dielectric layer with metallic dopants at specific locations and concentrations to induce dipoles of different polarities. This allows different threshold voltages to be achieved through localized compositional variations rather than varying the overall work function metal layer thickness, thereby simplifying the manufacturing process while maintaining precise threshold voltage control.
Solution Approach 2:
The patent changes the chemical composition parameter of the gate dielectric layer by introducing metallic dopants with different electronegativity values. This parameter change induces dipole formation that directly affects threshold voltage, providing an alternative to geometric parameter changes (thickness variations) and reducing manufacturing complexity.
2Productivity
If gate structure dimensions are scaled down to increase storage capacity and processing speed, then device performance improves, but the complexity of manufacturing processes increases
Solution Approach 1:
The patent changes the chemical composition of the gate dielectric layer by doping with metallic elements having different electronegativity values. This allows threshold voltage adjustment through compositional parameters rather than geometric scaling, enabling device performance optimization without proportionally increasing manufacturing process complexity.
Solution Approach 2:
The patent creates composite gate dielectric structures by combining high-K dielectric materials with metallic dopants. This composite approach enables multiple functions (high capacitance from high-K material and threshold voltage control from metallic dopants) within a single layer, reducing the number of separate manufacturing steps required as devices are scaled down.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables the production of FETs with ultra-low and different threshold voltages, reducing manufacturing costs by 20-30% and time by 15-20%, while allowing for smaller gate stack dimensions, thus enhancing device performance and efficiency.
Implementation Method 1
forming a first gate dielectric layer with a first doping concentration and a second gate dielectric layer with a second doping concentration, wherein the first doping concentration is different from the second doping concentration
Implementation Method 2
using high-K gate dielectric layers doped with metallic dopants to induce dipoles of different polarities and concentrations
Data Source
AI summary
A semiconductor device with different configurations of gate structures and a method of fabricating the same are disclosed. The method includes forming a fin structure on a substrate, forming a gate opening on the fin structure, forming an interfacial oxide layer on the fin structure, forming a first dielectric layer over the interfacial oxide layer, forming a dipole layer between the interfacial oxide layer and the first dielectric layer, forming a second dielectric layer on the first dielectric layer, forming a work function metal (WFM) layer on the second dielectric layer, and forming a gate metal fill layer on the WFM layer. The dipole layer includes ions of first and second metals that are different from each other. The first and second metals have electronegativity values greater than an electronegativity value of a metal or a semiconductor of the first dielectric layer.