Replacement Gate Stack Capping Layer for Multi-Vt Scaling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As semiconductor devices approach smaller feature sizes, achieving multiple threshold voltages for transistors becomes challenging due to limitations in existing manufacturing processes, which restrict the integration density and efficiency of electronic components.
Innovation Solution
A thin capping layer, made of silicon oxide or silicon nitride, is introduced between work function layers in semiconductor devices, allowing for varying threshold voltages and enhancing the critical dimension window for metal fill deposition, thereby enabling multiple threshold voltages without increasing the overall thickness of the device.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If feature sizes are reduced to increase integration density, then more components can be integrated into a given area, but manufacturing process control and threshold voltage differentiation become more difficult
Solution Approach 1:
The patent applies local quality by introducing a thin capping layer (e.g., silicon oxide or silicon nitride) selectively between work function layers in specific device regions. This localized modification allows different threshold voltages to be achieved in different areas of the semiconductor device without affecting the overall structure, enabling precise control of transistor characteristics at scaled dimensions.
Solution Approach 2:
The patent employs composite materials by combining multiple layers including work function layers (such as tungsten, molybdenum, or their nitrides/oxides), thin capping layers (silicon oxide or silicon nitride), and metal fill materials. This composite structure allows for fine-tuning of threshold voltages and maintains manufacturing process control at advanced technology nodes by leveraging the distinct properties of each material layer.
2Adaptability or versatility
If multiple threshold voltages are achieved by adding more layers, then transistor performance is improved, but device thickness increases
Solution Approach 1:
The patent utilizes thin films by introducing a capping layer with thickness ranging from approximately 1 nanometer to 10 nanometers between work function layers. This thin film approach enables effective threshold voltage tuning while minimizing the increase in overall device thickness, as the thin capping layer provides sufficient electrical isolation and threshold control without adding significant vertical dimension.
3Productivity
If metal fill deposition is performed at smaller dimensions, then integration density is improved, but void formation risk increases
Solution Approach 1:
The patent introduces a thin capping layer as an intermediary between the work function layers and the metal fill material. This intermediary layer serves multiple functions: it provides a controlled interface for metal deposition, reduces direct interaction between metal and underlying layers that could cause voids, and maintains a suitable process window for metal fill deposition even at advanced technology nodes, thereby reducing void formation risk.
Data Source
AI summary
Semiconductor devices and methods of manufacturing semiconductor devices with differing threshold voltages are provided. In embodiments the threshold voltages of individual semiconductor devices are tuned through the removal and placement of differing materials within each of the individual gate stacks within a replacement gate process, whereby the removal and placement helps keep the overall process window for a fill material large enough to allow for a complete fill.