Gate-Trench Transistor Layout for Lower ON Voltage
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing semiconductor devices face challenges in achieving a balance between low ON voltage and high saturation current, often requiring trade-offs that increase the ON voltage or reduce the saturation current.
Innovation Solution
The semiconductor device employs a novel arrangement of emitter regions and a higher doping concentration in the base region to increase the threshold voltage, while adjusting the total emitter width to maintain or lower the saturation current, thereby reducing the ON voltage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the threshold voltage is increased by adjusting emitter region arrangement and base region doping concentration, then the saturation current is reduced, but the ON voltage increases
Solution Approach 1:
The patent applies parameter changes by adjusting the doping concentration of the base region and modifying the arrangement of emitter regions. Specifically, increasing the base region doping concentration and optimizing emitter region spacing changes the electrical characteristics to reduce saturation current while managing ON voltage effects.
Solution Approach 2:
The patent implements local quality by creating non-uniform doping concentration distribution in the base region and varying emitter region arrangements in different areas. This allows different regions to have optimized characteristics for either saturation current reduction or ON voltage management depending on local requirements.
2Reliability
If the base region doping concentration is increased to reduce saturation current, then the threshold voltage increases, but the device performance balance is compromised
Solution Approach 1:
The patent systematically changes multiple parameters including base region doping concentration, emitter region width, and emitter spacing to achieve a balanced optimization. By coordinating changes across these parameters rather than adjusting a single parameter, the patent maintains device performance balance while reducing saturation current.
Solution Approach 2:
The patent introduces dynamic optimization by allowing different operating conditions to be achieved through parameter adjustments. The device can be tuned for different performance priorities (saturation current reduction vs. ON voltage management) by modifying the degree of doping concentration and emitter arrangement, providing flexible performance optimization.
Data Source
AI summary
Provided is a semiconductor device including a portion which operates as a transistor, in which the transistor includes a gate trench portion to which a gate voltage is applied, an emitter region in contact with the gate trench portion, and a base region in contact with the gate trench portion, and a threshold voltage at which the transistor transits from an off state to an on state in an ambient temperature of 25° C. is larger than a half of a first voltage for turning on the transistor.