Gate Voltage Signal Processing Circuit for LCD Reference Voltage Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In liquid crystal display devices with a gate driver integrated onto an array substrate (GOA), the fast voltage dropping speed of the gate voltage signal significantly impacts the reference voltage, and conventional methods like using a chamfer chip are not applicable due to space constraints, affecting the display effect.
Innovation Solution
A circuit is designed with an input-output circuit and a control circuit that processes the gate voltage signal by altering its values in different time segments, reducing the voltage dropping speed and minimizing the impact on the reference voltage, utilizing resistors and transistors to adjust output signals based on control signals.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If the gate voltage signal is supplied with fast voltage dropping speed in GOA type liquid crystal display device, then the gate driver can be integrated onto the array substrate saving space, but the reference voltage of the liquid crystal display device is greatly affected
Solution Approach 1:
The gate voltage signal is segmented into multiple time segments (first, second, third, and fourth time segments) within each period. During the fourth time segment corresponding to the inactive voltage level, the output circuit outputs a fourth output signal with a voltage value closer to the inactive voltage level, thereby slowing down the voltage dropping speed. This segmentation of the signal in time domain allows the gate driver to remain integrated on the array substrate while stabilizing the reference voltage by controlling the voltage transition characteristics.
2Reliability
If a chamfer chip is added onto the PCB to reduce voltage dropping speed, then the impact on reference voltage is reduced, but there is no enough space to mount the chamfer chip on the array substrate in GOA type devices
Solution Approach 1:
The voltage signal adjustment function that would traditionally require a separate chamfer chip is merged into the existing gate driver circuit integrated on the array substrate. The input-output circuit and control circuit work together as an integrated unit to process the gate voltage signal, eliminating the need for additional external components while maintaining the voltage stabilizing effect. This merging approach preserves both the space-saving advantage of GOA and the reference voltage stability.
3Device complexity
If the gate voltage signal is not adjusted in GOA type liquid crystal display device, then the circuit remains simple, but the display effect is affected due to great impact on reference voltage
Solution Approach 1:
The control circuit is designed to perform multiple functions: it controls the input-output circuit to output different voltage level signals during different time segments, and simultaneously stabilizes the reference voltage by managing the voltage dropping speed. This multi-functional design achieves voltage signal adjustment without significantly increasing circuit complexity, as the same control mechanism serves both signal processing and voltage stabilization purposes, thereby maintaining good display effect.
Data Source
AI summary
The invention provides a circuit for processing a gate voltage signal supplied for a liquid crystal display device. The circuit includes an input-output circuit and a control circuit. The input-output circuit receives the gate voltage signal. The control circuit receives a control signal and is subjected to the control of the control signal to make the input-output circuit to output first through fourth output signals in first through fourth time segments respectively during each period based on the gate voltage signal. In the circuit for processing a gate voltage signal supplied for a liquid crystal display device according to any one exemplary embodiment of the invention, the gate voltage signal can be changed to be different values in different time segments of each period so as to decrease voltage dropping speed of the gate voltage signal, impact on a reference voltage of the liquid crystal display device is reduced.