Gated Phase-Change Memory Cells for Low-Power Reset
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional phase-change memory (PCM) cells require high current for programming due to high power dissipation when resetting from a low-resistance crystalline state to an amorphous RESET state, which affects power efficiency and readback performance.
Innovation Solution
The use of gated phase-change memory cells with a bias voltage generator and controller to apply a first bias voltage to all cells except the addressed cell during programming, reducing cell resistance and allowing efficient programming of the addressed cell, and applying a second bias voltage to increase cell resistance for improved power efficiency during reset operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional two-terminal PCM cells are used for programming, then the cell can be programmed to different states, but a particularly large cell current is needed to reset the cell from crystalline to amorphous state due to high power dissipation requirements
Solution Approach 1:
The conventional two-terminal PCM cell is segmented into a three-terminal gated structure, separating the programming function (source-drain current) from the state control function (gate voltage). This segmentation allows independent optimization of programming current and resistance state control, resolving the contradiction by enabling programming with lower currents while maintaining reliable state switching through gate-controlled resistance modulation.
Solution Approach 2:
The gate electrode acts as an intermediary that mediates between the programming signal and the PCM material state. By applying gate voltage to modulate the resistance of the PCM channel, the gate serves as a control intermediary that enables programming operations with reduced current requirements compared to direct two-terminal programming.
2Reliability
If high current is applied for resetting PCM cells, then the cell can be programmed to amorphous state, but power efficiency deteriorates due to high power dissipation
Solution Approach 1:
The gate voltage is applied locally to the specific PCM cell being programmed, creating a localized high-field region that modulates the resistance of only the targeted cell. This local quality control allows reset operations with reduced overall power dissipation, as the high field is confined to the addressed cell rather than requiring high current through the entire memory array.
Solution Approach 2:
The invention changes the control parameter from current-driven programming to voltage-driven programming via the gate. By using gate voltage as the primary control parameter and source-drain current as the secondary programming signal, the system achieves reset capability with lower power dissipation, transforming the energy consumption characteristics of the programming operation.
3Loss of energy
If gated PCM cells with bias voltage generator are used, then power efficiency is improved by reducing RESET current, but device complexity increases due to additional gate control circuitry
Solution Approach 1:
The gate electrode structure serves multiple functions: it controls the resistance state of the PCM channel, enables selective addressing of individual cells, and facilitates low-power programming operations. This multi-functionality justifies the additional structural element, as the gate provides both control and addressing capabilities that would otherwise require separate circuitry.
Solution Approach 2:
The invention merges the cell selection function and the programming control function into the gate electrode and its bias voltage generator. By combining these functions into a single integrated control mechanism, the overall device complexity is reduced compared to having separate selection and programming circuits, while still achieving improved power efficiency.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances power efficiency by reducing the RESET current while maintaining the resistance contrast between states, ensuring effective readback performance and enabling the construction of dense and efficient memory arrays.
Implementation Method 1
gated phase-change memory cells... each having a gate... application of the first bias voltage to the gate of each cell except an addressed cell... reduces the cell resistance
Implementation Method 2
Joule heating due to the programming signal heats the chalcogenide material to an appropriate temperature to induce the desired cell-state
Implementation Method 3
reversible, thermally-assisted switching of certain chalcogenide compounds, such as GST, between states with different electrical resistance
Data Source
AI summary
A memory apparatus includes a plurality of gated phase-change memory cells having s≧2 programmable cell-states, the cells each having a gate and being arranged in series between a source and drain; a bias voltage generator configured to apply a bias voltage to the gate of each cell; and a controller configured to control the bias voltage generator, in a write operation for programming the state of a cell, to apply a first bias voltage to the gate of each cell except an addressed cell for the write operation, wherein application of the first bias voltage to a cell reduces the cell resistance such that application of a programming signal between the source and drain effects programming of the addressed cell only.