GNSS Receiver Correlator Processing for Interference Mitigation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

GNSS receivers face challenges in effectively decoding and tracking satellite signals due to interference from Gaussian noise, pulsed interference, and cross-correlation interference, which affects signal-to-noise ratio and measurement quality.

Innovation Solution

An interference mitigation processor is employed to sum and analyze correlators over specific time periods, using methods such as filtering, FFT/IFFT, and pulse removal to mitigate interference, thereby improving data decoding and tracking by reducing cross-correlation interference and optimizing signal processing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If traditional correlation processing is used in GNSS receivers, then the receiver can provide basic position, velocity, and time information, but the data decoding and tracking performance deteriorates in the presence of interference such as Gaussian noise, pulsed interference, and cross-correlation interference

Engineering Contradiction:
Improvedata decoding and tracking performanceVSAvoidinterference from Gaussian noise, pulsed interference, and cross-correlation interference
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The patent segments the correlation processing into multiple shorter integrations (n msec correlators) rather than using a single long integration (m msec). This segmentation allows the system to analyze and mitigate interference effects in each segment, improving reliability in interfered environments while maintaining tracking performance.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent performs preliminary interference mitigation by summing and analyzing multiple short correlators before final data decoding and tracking. This preliminary action of combining n msec correlators over m msec reduces interference effects beforehand, improving the reliability of subsequent processing steps.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If multiple interference mitigation methods are implemented, then interference reduction effectiveness improves, but device complexity increases

Engineering Contradiction:
Improveinterference mitigation effectivenessVSAvoidprocessing complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent implements dynamic interference mitigation by adaptively selecting and applying different processing methods based on the detected interference type. The system dynamically adjusts the integration strategy (summing n msec correlators over m msec) and applies appropriate mitigation techniques, improving effectiveness without permanently increasing complexity.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes processing parameters adaptively by adjusting the number of correlators to sum (n) and the integration period (m) based on interference conditions. This parameter adjustment allows the system to optimize interference mitigation effectiveness while managing processing complexity through flexible, condition-based configuration.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS10880029B2System and method for improved data decoding, tracking, and other receiver functions in the presence of interference
Publication Date: 2020.12.29 SAMSUNG ELECTRONICS CO LTD
  • US10880029B2 patent drawing
  • US10880029B2 patent drawing
  • US10880029B2 patent drawing

AI summary

An apparatus and a method. The apparatus includes an interference mitigation processor, including an input, and an output, the interference mitigation processor configured to sum n msec received correlators over m msec, and analyze the n msec correlators to reduce interference. The method includes summing, by an interference mitigation processor, n msec received correlators over m msec; and analyzing, by an interference mitigation processor, the n msec correlators to reduce interference.