GOA Circuit Eliminates Scanning Signals for Narrow Border
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing gate driver on array (GOA) circuit requires forward and backward scanning control signals U2D and D2U, which restricts IC choices, increases costs, and complicates narrow border design due to layout constraints.
Innovation Solution
A GOA circuit design that eliminates the need for U2D and D2U control signals by using a cascade of GOA units with specific thin film transistors and capacitors, employing rectangular wave clock signals with adjusted duty cycles to achieve scanning functions, and utilizing start signals for the first and last units in the cascade.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If U2D and D2U scanning units are added to achieve forward and backward scanning, then scanning function is improved, but device complexity and IC cost increase
Solution Approach 1:
The patent makes the same GOA unit capable of performing both forward scanning and backward scanning functions by using the same circuit structure with appropriately timed clock signals. The n-th GOA unit can scan in forward direction during certain clock cycles and in backward direction during other clock cycles, eliminating the need for separate U2D and D2U scanning units.
Solution Approach 2:
The patent changes the timing parameters of clock signals CKV1 and CKV3 to control the scanning direction. By adjusting when these clock signals are activated (different timing phases), the same circuit can switch between forward scanning mode and backward scanning mode, resolving the contradiction without adding circuit complexity.
2Ease of operation
If U2D and D2U control signals are used, then scanning control is improved, but layout flexibility and border design are restricted
Solution Approach 1:
The patent extracts and eliminates the need for separate U2D and D2U control signals by integrating their functions into the timing control of existing clock signals CKV1 and CKV3. This removal of redundant control signals frees up layout space and enables narrower border designs while maintaining full scanning control capability.
3Adaptability or versatility
If multiple scanning units are integrated, then scanning capability is improved, but IC cost increases
Solution Approach 1:
The patent designs a universal GOA unit that can perform multiple scanning functions (forward and backward) through timing control rather than through separate dedicated units. This multi-functionality reduces the total number of components needed, thereby reducing IC manufacturing cost while maintaining comprehensive scanning capability.
Data Source
AI summary
The invention provides a GOA circuit, comprising a plurality of GOA units, for a positive integer n, n-th GOA unit comprising: a first TFT (T1), a second TFT (T2), a third TFT (T3), a fourth TFT T(4), a fifth TFT (T5), a sixth TFT (T6), a seventh TFT (T7), an eighth TFT (T8), a ninth TFT (T9), a tenth TFT (T10), a first capacitor (C1) and a second capacitor (T2). The invention, based on known GOA circuit, uses T9 and T10 so as to achieve forward and backward scanning without D2U and U2D control signals, which facilitates narrow border design and simplifies corresponding driving timing and reduce IC cost. The pre-charging unit formed by T1, T9, T3, and T10 effectively improves the current leakage and ensures GOA circuit stability.