GOA Circuit Segmentation and Reset for Signal Line Load Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional gate driver on array (GOA) circuits generate redundant gate driving signals and suffer from signal line blowout due to high current loads, particularly in high PPI panels, leading to circuit invalidation.

Innovation Solution

A GOA circuit design with cascaded units and a control module that resets gate driving signals to an invalid level using turn-on pulse signals and a negative-voltage constant-voltage source, preventing redundant pulse signals and reducing signal line load, thereby enhancing the driving capability and durability of the signal lines.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If the width of the STV wiring is increased to increase driving capability, then the current carrying capacity is improved, but the electrostatic force increases and may cause the signal line to blow out

Engineering Contradiction:
Improvedriving capabilityVSAvoidelectrostatic force
Core Design Contradiction:
PowerVSObject-affected harmful factors

Solution Approach 1:

The patent divides the GOA circuit into multiple cascaded GOA units, each with independent control. The STV signal line is segmented to control different groups of GOA units separately, reducing the total current load on any single signal line segment while maintaining overall driving capability.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements dynamic control of gate driving signals through timing mechanisms that selectively activate different GOA units at different times. This dynamic approach allows the system to maintain high driving capability when needed while reducing electrostatic stress on signal lines during normal operation.

Inventive Principle:
Principle #15Dynamics

2Reliability

If All Gate On function is implemented to charge all horizontal scanning lines simultaneously, then the blue issue is resolved, but redundant gate driving signals are generated causing circuit invalidation

Engineering Contradiction:
Improvedisplay qualityVSAvoidredundant pulse signals
Core Design Contradiction:
ReliabilityVSObject-generated harmful factors

Solution Approach 1:

The patent implements a reset mechanism that actively pulls down gate driving signals to an invalid level before the first gate driving signals are outputted. This preliminary action prevents redundant pulse signals from being generated while maintaining the ability to perform All Gate On function when needed for display quality.

Inventive Principle:
Principle #10Preliminary action

3Duration of action of stationary object

If the load on the turn-on pulse signal line is reduced to prevent blowout, then the signal line durability is improved, but the ability to pull down the P point effectively is compromised

Engineering Contradiction:
Improvesignal line durabilityVSAvoidpull-down capability
Core Design Contradiction:
Duration of action of stationary objectVSReliability

Solution Approach 1:

The patent segments the control function across multiple GOA units, where each unit can independently pull down its associated P point. This segmentation distributes the pull-down capability across multiple lower-current paths, maintaining effectiveness while reducing individual signal line load and improving durability.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS9997125B2GOA circuits and liquid crystal devices
Publication Date: 2018.06.12 TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO LTD
  • US9997125B2 patent drawing
  • US9997125B2 patent drawing
  • US9997125B2 patent drawing

AI summary

A GOA circuit and a liquid crystal device (LCD) are disclosed. The GOA circuit includes a plurality of GOA units and a control module. Each of the cascaded GOA units is configured for charging corresponding horizontal scanning lines within a display area when being driven by a first level clock, a second level clock, a first control clock, and a second control clock. After the horizontal scanning lines are fully charged by the GOA circuit, the control module is configured for resetting the gate driving signals to be at the first level, i.e., the invalid level, via the turn-on pulse signals and the negative-voltage constant-voltage source.