GPC Decoding with Test Patterns to Break Error Floors

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Generalized product codes (GPCs) face challenges in achieving low bit error rates (BER) due to error floor issues when using suboptimum hard decoding algorithms, which hinder error-free communication in communication networks.

Innovation Solution

A two-stage decoding process is employed, where erroneous bits in a codeword are flagged, and related bits are toggled to generate test patterns, allowing for the selection of a suitable test pattern to break the stall error pattern, thereby improving error floor performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If suboptimum hard decoding algorithms are used for GPCs, then device complexity is reduced, but bit error rate performance deteriorates due to error floor issues

Engineering Contradiction:
Improvedecoder complexityVSAvoidbit error rate
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The decoding process is divided into two distinct stages: a first decoding stage that processes codewords independently, and a second decoding stage that handles remaining errors by generating and testing multiple test patterns. This segmentation allows each stage to be optimized separately, maintaining low complexity in the first stage while achieving low BER in the second stage.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

In the first decoding stage, the decoder performs preliminary error correction on all codewords before the second stage. This preliminary action identifies and corrects most errors upfront, reducing the burden on the second stage and enabling the use of simpler algorithms overall while achieving the required BER performance.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If iterative decoding is performed to improve BER performance, then reliability improves, but the process stalls at error floor and productivity decreases

Engineering Contradiction:
Improvebit error rateVSAvoiddecoding speed
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The decoding algorithm dynamically adapts its behavior based on the decoding state. In the first stage, it uses a standard iterative approach. When the error floor is detected (stalling occurs), the algorithm transitions to the second stage which generates test patterns dynamically. This dynamic adaptation allows the system to break out of stalemate situations without permanently sacrificing speed.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The decoding process uses periodic action by implementing a two-stage structure where the first stage runs periodically to correct most errors, and the second stage periodically intervenes to handle remaining stubborn errors. This periodic alternation between aggressive error correction and targeted test pattern generation maintains both reliability and productivity.

Inventive Principle:
Principle #19Periodic action

3Reliability

If two-stage decoding process with test pattern generation is implemented, then bit error rate performance improves, but device complexity increases

Engineering Contradiction:
Improvebit error rateVSAvoiddecoder structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The enhanced error correction capability is applied locally only where needed - specifically in the second decoding stage for codewords that failed to correct in the first stage. Most codewords are handled by the simple first stage, so the complex test pattern generation logic is only activated locally for the minority of cases requiring it, minimizing overall complexity impact.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The test pattern generation process creates simplified copies or representations of the problematic codewords in the form of test patterns. These test patterns are easier to process and analyze than the original complex codewords, allowing the decoder to handle error cases more efficiently without requiring full complexity for all operations.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS11770137B1Error floor performance improvement of generalized product codes
Publication Date: 2023.09.26 INFINERA CORP
  • US11770137B1 patent drawing
  • US11770137B1 patent drawing
  • US11770137B1 patent drawing

AI summary

Systems and methods for improving the error floor performance in decoding generalized product codes (GPC) are described. The systems and methods can implement a two stage process to decode a GPC block code and break a stall error pattern for the decoding the block code. In the first stage, erroneuous bits in a codeword can be flagged. In the second stage, some of these bits and related bits in a codeword can be toggled to generate one or more test patterns. The test patterns can be decoded and one of them can be selected using a particular selection criteria to ultimately break the stall error pattern and improve the error floor performance.