GPU Dot Product Accumulate for BF16 Mixed-Precision Throughput

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current graphics processing units (GPUs) face limitations in efficiently processing graphics and machine-learning operations due to the lack of support for hybrid floating-point formats, particularly in parallel processing architectures, which hinders performance and scalability in complex computations.

Innovation Solution

The implementation of a dot product accumulate instruction for a hybrid floating-point format (BF16) in graphics processing units (GPUs), enabling enhanced processing efficiency and parallelism by optimizing circuitry to handle mixed-precision calculations within the GPU's functional units.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If graphics processors use fixed function computational units for traditional graphics operations, then processing reliability for standard graphics tasks is maintained, but processing efficiency and adaptability for machine-learning operations and complex computations are limited

Engineering Contradiction:
Improvesupport for hybrid floating-point formatsVSAvoidcomputational unit architecture
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The computational units are designed to support multiple floating-point formats (BF16, FP32, FP64) within the same hardware architecture, enabling the graphics processor to handle both traditional graphics operations and machine-learning computations efficiently. This multi-functionality allows a single computational unit to adapt to different computational requirements without requiring separate specialized hardware for each format.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Productivity

If graphics processors implement single instruction multiple thread (SIMT) architecture to maximize parallel processing, then processing throughput is improved, but computational precision and accuracy for mixed-precision operations may be compromised

Engineering Contradiction:
Improveparallel processing throughputVSAvoidcomputational accuracy
Core Design Contradiction:
ProductivityVSMeasurement precision

Solution Approach 1:

The graphics processor implements separate precision handling pathways within the SIMT architecture, where BF16 operations maintain higher precision characteristics suitable for machine-learning computations while FP32 operations handle traditional graphics rendering. Each thread can operate at its required precision level without compromising the parallel throughput of other threads, as the computational units are designed to process different precision formats simultaneously through dedicated data paths.

Inventive Principle:
Principle #3Local quality

3Speed

If graphics processors use traditional floating-point formats (FP32, FP64) for all computations, then computational accuracy is maintained, but processing speed and energy efficiency for machine-learning operations are reduced

Engineering Contradiction:
Improvecomputation speedVSAvoidcomputational precision
Core Design Contradiction:
SpeedVSMeasurement precision

Solution Approach 1:

The system dynamically changes the precision parameter based on the computational task at hand. For machine-learning operations, BF16 format is used which provides a balance between speed and precision, while for traditional graphics operations requiring higher accuracy, FP32 or FP64 formats are employed. This parameter adaptation allows the processor to optimize for speed when precision requirements are lower, while maintaining accuracy when needed.

Inventive Principle:
Principle #35Parameter changes

4Quantity of substance

If graphics processors increase parallel processing capabilities to handle complex computations, then processing capacity is improved, but computational latency for individual operations may increase

Engineering Contradiction:
Improveparallel processing capacityVSAvoidcomputational latency
Core Design Contradiction:
Quantity of substanceVSLoss of time

Solution Approach 1:

The computational workload is segmented into independent parallel tasks that can be processed simultaneously by different computational units. Each segment handles a specific portion of the computation with minimal inter-dependency, allowing parallel execution without significant synchronization delays. This segmentation enables the system to maintain low latency for individual operations while achieving high overall throughput through parallel processing.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS20240362180A1Graphics processors and graphics processing units having dot product accumulate instruction for hybrid floating point format
Publication Date: 2024.10.31 INTEL CORP
  • US20240362180A1 patent drawing
  • US20240362180A1 patent drawing
  • US20240362180A1 patent drawing

AI summary

Graphics processors and graphics processing units having dot product accumulate instructions for a hybrid floating point format are disclosed. In one embodiment, a graphics multiprocessor comprises an instruction unit to dispatch instructions and a processing resource coupled to the instruction unit. The processing resource is configured to receive a dot product accumulate instruction from the instruction unit and to process the dot product accumulate instruction using a bfloat16 number (BF16) format.