Variable-Bit-Width GPU Compute Hardware for ML Throughput

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current graphics processing units (GPUs) face inefficiencies in processing graphics and machine learning operations due to limitations in parallel processing capabilities and resource utilization, particularly in SIMT architectures, leading to suboptimal performance in tasks such as linear interpolation, tessellation, and rasterization.

Innovation Solution

Implementing a GPU architecture with a parallel processing unit that includes a scheduler for efficient workload distribution across processing clusters, utilizing SIMT techniques for synchronized thread execution, and optimizing memory access through a memory crossbar and parallel processor memory to enhance parallel processing efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If fixed function computational units are used to process graphics data, then processing speed is improved, but adaptability to different operations deteriorates

Engineering Contradiction:
Improveprocessing speedVSAvoidoperational adaptability
Core Design Contradiction:
SpeedVSAdaptability or versatility

Solution Approach 1:

The patent implements a unified computational unit that can perform multiple operations including texture sampling, tessellation, rasterization, and depth testing through a single programmable architecture. This universal unit replaces traditional fixed-function units, allowing the same hardware to execute different graphics operations by loading appropriate shader programs, thereby achieving both high speed and adaptability

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Productivity

If more parallel processing threads are implemented, then processing capacity is improved, but resource utilization efficiency deteriorates

Engineering Contradiction:
Improveprocessing capacityVSAvoidresource utilization efficiency
Core Design Contradiction:
ProductivityVSLoss of energy

Solution Approach 1:

The patent employs dynamic thread scheduling and workload distribution mechanisms that adaptively allocate processing threads based on actual task requirements. The system can dynamically activate or deactivate processing clusters, adjust thread priorities, and balance workload across available resources, preventing over-provisioning while maintaining high processing capacity when needed

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent implements feedback mechanisms that monitor resource utilization, thread execution status, and workload characteristics in real-time. This feedback information is used to dynamically adjust the number of active threads, redistribute workloads, and optimize resource allocation, ensuring high productivity while minimizing wasted resources through continuous adaptation

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS20250362924A1Optimized compute hardware for machine learning operations
Publication Date: 2025.11.27 INTEL CORP
  • US20250362924A1 patent drawing
  • US20250362924A1 patent drawing
  • US20250362924A1 patent drawing

AI summary

Described herein is a graphics processor including a processing resource including a multiplier configured to multiply input associated with the instruction at one of a first plurality of bit widths, an adder configured to add a product output from the multiplier with an accumulator value at one of a second plurality of bit widths, and circuitry to select a first bit width of the first plurality of bit widths for the multiplier and a second bit width of the second plurality of bit widths for the adder.