GPU Cache Aging Policies for Lower Access Latency

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current graphics processing units (GPUs) face challenges in optimizing cache performance for efficient parallel processing of graphics and general-purpose computations, particularly in managing cache aging and access latency.

Innovation Solution

Implementing a cache system with reconfigurable partitioning and metadata-based aging policies to optimize cache usage, including multi-bit LRU (Least Recently Used) policies and instruction-level hints for better caching, and utilizing a cache memory with different age levels to improve cache hit rates and reduce latency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of time

If traditional cache aging policies are used in GPU cache systems, then cache management is simple, but cache access latency increases and hit rates decrease

Engineering Contradiction:
Improvecache access latencyVSAvoidcache management complexity
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The cache is divided into multiple sets, with each set containing multiple ways. The aging policy is applied at the set level rather than individual cache line level, segmenting the management complexity while maintaining effectiveness. Each cache set has its own aging counter that tracks the age of data in that set, allowing parallel management of multiple sets without proportionally increasing control logic complexity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a new dimension to cache management by adding an aging counter dimension alongside the traditional LRU (Least Recently Used) replacement policy. This multi-dimensional approach combines recency (LRU) with age (aging counter) to make replacement decisions, thereby reducing latency by evicting truly old data while maintaining simplicity through structured counter management.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Productivity

If standard LRU cache replacement policy is used, then implementation is simple, but cache hit rates are suboptimal for graphics workloads

Engineering Contradiction:
Improvecache hit rateVSAvoidcache policy complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The cache replacement policy is made dynamic by introducing aging counters that are updated based on data access patterns and workload characteristics. Instead of a static LRU policy, the system dynamically adjusts which data to evict based on both recency and age, allowing the cache to adapt to varying graphics workload patterns and improve hit rates without requiring complex machine learning models.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The aging counter mechanism provides feedback about data age and usage patterns to the replacement policy. This feedback loop allows the cache to learn from access patterns and make informed replacement decisions, improving hit rates by retaining data that is likely to be reused while evicting data that has been idle for extended periods, all through a relatively simple counter-based feedback mechanism.

Inventive Principle:
Principle #23Feedback

Data Source

PatentEP3938893B1Systems and methods for cache optimization
Publication Date: 2025.10.15 INTEL CORP
  • EP3938893B1 patent drawingFigure 1
  • EP3938893B1 patent drawingFigure 2A
  • EP3938893B1 patent drawingFigure 2B

AI summary

Systems and methods for improving cache efficiency and utilization are disclosed. In one embodiment, a graphics processor includes processing resources to perform graphics operations and a cache controller of a cache memory that is coupled to the processing resources. The cache controller is configured to set an initial aging policy using an aging field based on age of cache lines within the cache memory and to determine whether a hint or an instruction to indicate a level of aging has been received.