GPU-Direct DAS Architecture for High-Definition Real-Time Sensing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Distributed acoustic sensing (DAS) systems face limitations due to FPGA hardware resources and data link bandwidth, leading to down sampling and reduced capability for high-definition data acquisition over long ranges, which is inadequate for new applications requiring real-time, high-definition data processing.

Innovation Solution

A novel approach that employs a direct PCIe connection to GPU RAM, bypassing the CPU, and utilizes a dual-buffer 'ping-pong' mechanism with GPU-accelerated computation to enable real-time processing of larger data sets, overcoming FPGA limitations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If traditional FPGA-based processing is used, then data acquisition and preliminary processing can be handled, but the system is limited by FPGA hardware resources and data link bandwidth, requiring down sampling

Engineering Contradiction:
Improvedata definition qualityVSAvoiddata processing throughput
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The patent replaces the traditional CPU-based processing architecture with a GPU-based processing system. The GPU receives data directly from the ADC through PCIe, eliminating the need for CPU intervention and enabling parallel processing of large datasets. This substitution of processing architecture allows high-definition data acquisition over long ranges while maintaining real-time processing capability.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The patent introduces a direct PCIe connection path from the ADC to the GPU memory, creating a new data transmission dimension that bypasses the CPU. This dimensional change in the data processing architecture enables significantly higher throughput by eliminating the bottleneck of CPU-mediated data transfer and processing.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Productivity

If data is down sampled to overcome FPGA limitations, then data link bandwidth constraints are satisfied, but the capability for high-definition data acquisition is significantly reduced

Engineering Contradiction:
Improvedata processing capabilityVSAvoiddata definition quality
Core Design Contradiction:
ProductivityVSMeasurement precision

Solution Approach 1:

The patent replaces CPU-based processing with GPU-based processing, which can handle large datasets without requiring down sampling. The GPU's parallel processing architecture enables high-definition data acquisition while maintaining real-time processing capability, eliminating the need to compromise data quality for bandwidth constraints.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

3Device complexity

If traditional two-level distributed hierarchy is used, then system architecture is simplified, but real-time processing of large datasets is not enabled

Engineering Contradiction:
Improvesystem architecture complexityVSAvoiddata processing latency
Core Design Contradiction:
Device complexityVSLoss of time

Solution Approach 1:

The patent extracts the data processing function from the CPU and relocates it to the GPU. By removing the CPU as a bottleneck in the data path and placing processing capabilities directly in the GPU, the system achieves real-time processing of large datasets while maintaining architectural simplicity through the direct PCIe connection path.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS20250384005A1Heterogeneous computation platform for high definition distributed acoustic fiber sensing
Publication Date: 2025.12.18 NEC LABORATORIES AMERICA INC
  • US20250384005A1 patent drawing
  • US20250384005A1 patent drawing
  • US20250384005A1 patent drawing

AI summary

Disclosed are systems and methods for distributed fiber optic sensing (DFOS)/distributed acoustic sensing (DAS) that circumvent traditional data path(s) from an analog-to-digital converter (ADC) to a central processor (CPU). In sharp contrast to the prior art, systems and methods according to aspects of the present disclosure employ a direct peripheral component interconnect express (PCIe) connection to graphics processing unit (GPU) random access memory (RAM). This inventive architecture eliminates any need for data to pass through the CPU, thereby facilitating data acquisition streaming and enabling real-time processing of significantly larger data sets than is possible with contemporary DFOS systems.