GPU Filtering Unit with Priority Scheduling for Texture Latency

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing graphics processing units (GPUs) face challenges in reducing latency, power consumption, and size due to the computational expense and hardware requirements of texture filtering operations, particularly in implementing methods like bilinear, volumetric, anisotropic, and trilinear filtering.

Innovation Solution

A filtering unit within the GPU is designed with a control block and datapath block, featuring sequencers, an arbiter, and scratchpad registers, which prioritize operations based on priority rules to efficiently perform texture filtering, including anisotropic and trilinear filtering, using a hardware logic component and multiplexing logic to manage input and intermediate values.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of time

If texture filtering operations are implemented using traditional GPU architectures, then filtering functionality is provided, but latency increases and power consumption rises

Engineering Contradiction:
ImprovelatencyVSAvoidfiltering operation efficiency
Core Design Contradiction:
Loss of timeVSProductivity

Solution Approach 1:

The filtering unit is divided into multiple independent sequencers (first sequencer, second sequencer, etc.), each capable of processing different filtering operations simultaneously. This segmentation allows parallel execution of multiple filtering operations, reducing overall latency and improving productivity without requiring a complete architectural redesign.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The arbiter dynamically schedules and prioritizes operations between different sequencers based on real-time needs. Operations can be dynamically adjusted and rescheduled, allowing the system to adapt to varying workloads and optimize latency performance for different filtering operations (e.g., anisotropic vs. trilinear filtering).

Inventive Principle:
Principle #15Dynamics

2Productivity

If comprehensive texture filtering hardware is implemented, then filtering performance is improved, but silicon area increases

Engineering Contradiction:
Improvefiltering performanceVSAvoidsilicon area
Core Design Contradiction:
ProductivityVSArea of stationary object

Solution Approach 1:

Each sequencer is designed as a universal unit that can perform multiple filtering operations (bilinear, volumetric, anisotropic, trilinear) by receiving different control signals. This multi-functionality eliminates the need for separate dedicated hardware circuits for each filtering type, maintaining comprehensive filtering performance while significantly reducing the total silicon area required.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The filtering unit utilizes parameter changes through control signals to switch between different filtering operations. By changing control parameters (e.g., filter type, sampling rate) rather than changing hardware architecture, the system achieves versatile filtering performance without proportionally increasing silicon area.

Inventive Principle:
Principle #35Parameter changes

3Productivity

If multiple filtering operations are processed simultaneously, then productivity increases, but device complexity increases

Engineering Contradiction:
Improveprocessing throughputVSAvoidcontrol block complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

Each sequencer operates independently with its own pipeline, effectively serving itself through autonomous operation. The sequencers self-manage their processing tasks without requiring complex interdependence management, which simplifies the overall control architecture while enabling simultaneous processing of multiple filtering operations and improving productivity.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The arbiter acts as an intermediary between the multiple sequencers and the external processing system. It manages the complexity of coordinating multiple simultaneous operations by providing a centralized scheduling mechanism that simplifies control logic and enables efficient parallel processing without proportionally increasing overall device complexity.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS20250378533A1Filtering Unit
Publication Date: 2025.12.11 IMAGINATION TECH LTD
  • US20250378533A1 patent drawing
  • US20250378533A1 patent drawing
  • US20250378533A1 patent drawing

AI summary

A filtering unit of a processing unit applies filtering to sequences of input values to determine output values. A control block allocates each of the sequences to a sequencer defining a sequence of operations of a filtering process to be performed on the sequence of input values allocated to that sequencer. A datapath block processes values for the operations to generate results of the operations as part of the filtering process. An arbiter controls access to the datapath block according to prioritization rules, where each operation has a priority in accordance with those rules. Operations of a first set of operations have a high priority, operations of a second set of intermediate operations which do not involve input values and which determine intermediate result values rather than determining output values have a medium priority, and operations of a third set of operations have a low priority, wherein the third set of operations comprises output operations which determine output values.