Graphene-Buffered Bit Lines for Narrow-Width Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As semiconductor devices are downscaled, the formation of bit lines with reduced line widths becomes challenging due to increased defects in the formation processes, particularly due to grain agglomeration and line width variations during high-temperature processes.
Innovation Solution
Incorporating a graphene intermediate layer between conductive layers in the metal line stack of bit lines to prevent grain agglomeration and maintain line width consistency, thereby reducing defects and enhancing electrical performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of moving object
If bit lines are downscaled to reduced line widths to increase integration, then device density is improved, but manufacturing precision deteriorates due to grain agglomeration and line width variations
Solution Approach 1:
A graphene intermediate layer is inserted between the lower conductive layer and the metal line stack. This graphene layer acts as a mediator that suppresses grain agglomeration of the metal materials during high-temperature processes, thereby maintaining line width consistency and reducing defects in downscaled bit lines
Solution Approach 2:
The bit line structure employs a composite material system consisting of multiple conductive layers (including Ru and Cu) combined with a graphene intermediate layer. This composite structure leverages the low resistivity of metal materials while using graphene to prevent grain boundary formation and maintain structural integrity at reduced line widths
2Reliability
If high-temperature processes are used to form bit lines, then electrical conductivity is improved, but grain agglomeration occurs causing line width variations
Solution Approach 1:
The graphene intermediate layer serves as a thermal process mediator that allows high-temperature annealing to improve electrical conductivity while preventing grain agglomeration. The graphene layer remains stable at these temperatures and physically constrains the metal grains, maintaining both conductivity and structural stability
Solution Approach 2:
The introduction of graphene changes the physical and chemical parameters of the bit line structure during high-temperature processing. The graphene layer modifies the grain growth kinetics and thermal behavior, enabling conductivity improvement without the harmful grain agglomeration that would normally occur
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The graphene intermediate layer effectively suppresses grain agglomeration, maintaining low resistance and preventing local line width increases or disconnections, resulting in improved electrical characteristics and reduced defects in bit line formation.
Implementation Method 1
the first intermediate layer between the first conductive layer and the second conductive layer, and includes graphene... effectively suppresses grain agglomeration
Data Source
AI summary
A semiconductor device may include a substrate including a first active region defined by a first device isolation layer, a bit line contact arranged on the first active region of the substrate, and a bit line that extends in a first direction on the substrate. The bit line includes a lower conductive layer arranged on the substrate and on a sidewall of the bit line contact and a metal line stack arranged on the lower conductive layer. The metal line stack includes a first conductive layer arranged on the lower conductive layer and the bit line contact and including a first metal material, a first intermediate layer arranged on the first conductive layer and including graphene, and a second conductive layer arranged on the first intermediate layer and including the first metal material.