Graphene Nanoconstriction via Side-Gate Tuning

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current graphene quantum dot devices face challenges due to intrinsic noise from nuclear spin fluctuations in III-V materials and the lack of a band-gap in graphene, which hinders electrostatic gating and charge confinement, leading to severe damage from reactive-ion etching and the formation of localized resonant states.

Innovation Solution

A graphene-based gate-tunable electronic nanoconstriction device is developed, utilizing a combination of top gates and planar side gates for electrostatic electron confinement, with specific dielectric layers to minimize defects and impurity scattering, enabling tunable band-gap engineering and reducing edge-defect scattering.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Shape

If reactive-ion etching is used to define constriction geometry in graphene, then the constriction shape can be defined, but severe edge damage and localized resonant states are created

Engineering Contradiction:
Improveconstriction geometryVSAvoidedge damage and impurity scattering
Core Design Contradiction:
ShapeVSObject-affected harmful factors

Solution Approach 1:

The patent introduces a suspended membrane structure as an intermediary between the graphene layer and the substrate. This membrane allows mechanical release of the graphene to reduce edge damage from etching, while still providing structural support and enabling the formation of clean constriction edges through controlled release processes rather than direct etching of the graphene edges.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The device is segmented into multiple functional layers: a suspended membrane layer, a graphene layer, and a substrate layer. This segmentation allows the graphene to be mechanically released and suspended above the substrate, creating a configuration where the constriction can be defined without direct etching contact between the graphene edges and the etching plasma, thereby reducing edge damage.

Inventive Principle:
Principle #1Segmentation

2Reliability

If graphene is used as the channel material, then nuclear spin noise is eliminated, but electrostatic gating and charge confinement become difficult due to zero band-gap

Engineering Contradiction:
Improvequantum coherenceVSAvoidelectrostatic gating
Core Design Contradiction:
ReliabilityVSEase of operation

Solution Approach 1:

The patent transitions from a two-dimensional graphene sheet to a three-dimensional suspended membrane structure with a cavity beneath it. This dimensional change enables the application of electric fields from both above (top gate) and below (back gate) the graphene, providing enhanced electrostatic control and the ability to open a band-gap through dual-gate voltage control, thereby solving the gating difficulty while preserving the zero nuclear spin advantage.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The suspended membrane structure serves multiple functions simultaneously: it provides mechanical support for the graphene, enables dual-gate electrostatic control, allows for band-gap opening through electric field effect, and reduces edge damage from fabrication. This multi-functionality addresses both the quantum coherence requirement and the electrostatic gating challenge.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Reliability

If suspended graphene nanoconstriction is fabricated, then quantum point contact can be achieved, but the constriction size is not controllable or tunable

Engineering Contradiction:
Improvequantum point contact formationVSAvoidconstriction size tunability
Core Design Contradiction:
ReliabilityVSAdaptability or versatility

Solution Approach 1:

The patent implements dynamically controllable constriction size through electrostatic gating. By applying different voltages to the top gate and back gate, the width of the nanoconstriction can be continuously tuned. The electrostatic fields from the gates modulate the carrier density in the graphene channel, allowing dynamic adjustment of the constriction dimensions without physical reconfiguration, thereby achieving both quantum point contact formation and size tunability.

Inventive Principle:
Principle #15Dynamics

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution effectively reduces defect and impurity scattering, allowing for the creation of a quantum point contact that can manipulate quantum information encoded in electron waves, overcoming the limitations of existing graphene nanoconstriction and quantum dot devices.

Implementation Method 1

employing a combination of top gates and planer side gates for electrostatic electron confinement

Methodology Applied
Scientific EffectElectrostatic field: Electric Field

Implementation Method 2

The back-gate dielectric layer in one example is hexagonal boron nitride (h-BN), mica, SiOx, SiNx, BNx, HfOx, AlOx, and combinations thereof

Methodology Applied
Scientific EffectDielectric: Dielectric

Data Source

PatentUS8624223B2Side-gate defined tunable nanoconstriction in double-gated graphene multilayers
Publication Date: 2014.01.07 GLOBALFOUNDRIES US INC
  • US8624223B2 patent drawing
  • US8624223B2 patent drawing
  • US8624223B2 patent drawing

AI summary

A graphene-based electrically tunable nanoconstriction device and a non-transitory tangible computer readable medium encoded with a program for fabricating the device that includes a back-gate dielectric layer over a conductive substrate are described. The back-gate dielectric layer may be hexagonal boron nitride, mica, SiOx, SiNx, BNx, HfOx or AlOx. A graphene layer is an AB-stacked bi-layer graphene layer, an ABC-stacked tri-layer graphene layer or a stacked few-layer graphene layer. Contacts formed over a portion of the graphene layer include at least one source contact, at least one drain contact and at least one set of side-gate contacts. A graphene channel with graphene side gates is formed in the graphene layer between at least one source contact, at least one the drain contact and at least one set of side-gate contacts. A top-gate dielectric layer is formed over the graphene layer. A top-gate electrode is formed on the top-gate dielectric layer.