Graphene Thin Film Transistor Active Region Design

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional thin film transistors in array substrates, such as those used in display devices, fail to meet performance requirements due to limitations in metal oxide and polycrystalline silicon thin film transistors.

Innovation Solution

A thin film transistor is developed using graphene for the gate, source, and drain electrodes, with an active region composed of doped oxidized graphene, and a gate insulating layer made of oxidized graphene, allowing for reduced electrical resistance, high mobility, and a high on/off ratio without the need for an ohmic contact layer.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If metal oxide or polycrystalline silicon thin film transistors are used, then the transistor can be manufactured with conventional processes, but the performance cannot meet the requirements

Engineering Contradiction:
Improvetransistor performanceVSAvoidmanufacturing process complexity
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent changes the material parameters by using graphene and oxidized graphene instead of conventional metal oxide or polycrystalline silicon. This material substitution provides superior electrical performance (higher mobility, lower resistance) while maintaining compatibility with existing thin film transistor manufacturing processes, thus resolving the contradiction between performance and ease of manufacture

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent employs a composite structure combining graphene-based materials for electrodes and active regions with oxidized graphene for the gate insulating layer. This composite approach leverages the high conductivity of reduced graphene oxide and the insulating properties of oxidized graphene, achieving high performance while using conventional processing techniques

Inventive Principle:
Principle #40Composite materials

2Reliability

If graphene is used for electrodes and active region, then electrical resistance is reduced and conductivity is improved, but the complexity of forming precise patterns increases

Engineering Contradiction:
Improveelectrical conductivityVSAvoidpattern formation precision
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The patent applies preliminary patterning to the graphene material before the reduction process. By forming the desired pattern in the oxidized graphene state (which is easier to handle and pattern), and then reducing the entire patterned structure, the method achieves precise pattern formation while maintaining the high conductivity benefits of reduced graphene oxide, thus resolving the contradiction between conductivity improvement and pattern formation precision

Inventive Principle:
Principle #10Preliminary action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The resulting thin film transistor exhibits excellent overall performance with low electric resistance, high conductivity, and improved insulating properties, suitable for flexible display devices and array substrates.

Implementation Method 1

the graphene composing the source electrode, the drain electrode and the gate electrode is formed by reducing oxidized graphene

Methodology Applied
Scientific EffectReduction: Reduction

Implementation Method 2

doping the third oxidized graphene material layer, to obtain a doped oxidized graphene material layer

Methodology Applied
Scientific EffectDoping: Dopants

Implementation Method 3

heating to 50° C. to 100° C. so that polymethyl methacrylate penetrates into the third oxidized graphene material layer

Methodology Applied
Scientific EffectDiffusion: Diffusion

Data Source

PatentUS10141409B2Thin film transistor and array substrate thereof each having doped oxidized or doped graphene active region and oxidized graphene gate insulating layer and producing method thereof
Publication Date: 2018.11.27 BOE TECHNOLOGY GROUP CO LTD
  • US10141409B2 patent drawing
  • US10141409B2 patent drawing
  • US10141409B2 patent drawing

AI summary

A thin film transistor and a producing method thereof, and an array substrate, which belong to a technical field of the thin film transistor, can solve a problem of poor performance of a conventional thin film transistor. The producing method of the thin film transistor comprises: S1: forming a gate electrode (11) composed of graphene; S2: forming a gate insulating layer (12) composed of oxidized graphene; S3: forming an active region (13) composed of doped oxidized graphene or doped graphene; S4: forming a source electrode (14) and a drain electrode (15) composed of graphene, wherein, the graphene composing the source electrode (14), the drain electrode (15) and the gate electrode (11) is formed by reducing oxidized graphene, and the doped oxidized graphene or doped graphene composing the active region (13) is formed by treating oxidized graphene.