Graphene Transistor Fabrication via Patterned Catalyst Co-Synthesis
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional silicon microfabrication processes for advanced electronics are complex and inefficient, necessitating the development of new materials and simplified fabrication methods, particularly for graphene-based devices and interconnects that require precise control over graphene layer formation for optimal electrical properties.
Innovation Solution
A method for fabricating graphene structures involves patterning distinct catalyst materials on a substrate to synthesize varying numbers of graphene layers in a single step, enabling the formation of graphene transistors and interconnects with predictable electrical properties, allowing for complex device integration and flexible, transparent electronic devices.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional silicon microfabrication processes are used for advanced electronics, then device functionality can be achieved, but fabrication process complexity increases significantly
Solution Approach 1:
The patent merges multiple fabrication steps into a single co-synthesis process where transistors, interconnects, and other circuit elements are formed simultaneously from nanowire building blocks, eliminating the need for separate lithography, deposition, and etching steps required in conventional CMOS fabrication
Solution Approach 2:
The invention segments the final device into modular nanowire building blocks that can be independently synthesized and then self-assembled into complete circuits, allowing complex devices to be constructed from simpler, pre-fabricated components
2Stability of the object's composition
If conventional graphene synthesis processes are optimized for uniform large-area layers, then layer uniformity is improved, but control over local graphene layer number for specific device components is lost
Solution Approach 1:
The patent employs different catalyst materials at different locations on the substrate, where each catalyst type produces a specific number of graphene layers locally, enabling precise control over layer number in transistor channels versus thicker layers in interconnect regions within the same device
Solution Approach 2:
Catalyst materials serve as intermediaries that mediate between the carbon source gas and the graphene layer formation process, with each catalyst material's specific properties determining the local graphene layer number produced during co-synthesis
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach simplifies the microfabrication of graphene-based electronics by enabling single-step formation of devices and circuits, achieving controlled electrical properties and flexible, transparent integration, moving beyond conventional CMOS processes and enhancing the potential of graphene in next-generation circuits.
Implementation Method 1
by chemical vapor deposition (CVD) synthesis using metal catalysts
Implementation Method 2
a pattern of a plurality of distinct graphene catalyst materials
Data Source
AI summary
In a method for fabricating a graphene structure, there is formed on a fabrication substrate a pattern of a plurality of distinct graphene catalyst materials. In one graphene synthesis step, different numbers of graphene layers are formed on the catalyst materials in the formed pattern. In a method for fabricating a graphene transistor, on a fabrication substrate at least one graphene catalyst material is provided at a substrate region specified for synthesizing a graphene transistor channel and at least one graphene catalyst material is provided at a substrate region specified for synthesizing a graphene transistor source, and at a substrate region specified for synthesizing a graphene transistor drain. Then in one graphene synthesis step, at least one layer of graphene is formed at the substrate region for the graphene transistor channel, and at the regions for the transistor source and drain there are formed a plurality of layers of graphene.