Graphics Processor Core Allocation for Latency-Critical Tasks

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing graphics processors face inefficiencies in task allocation across multiple processing cores, leading to underutilization and increased latency when handling latency-critical and non-latency-critical tasks simultaneously.

Innovation Solution

Prioritize latency-critical tasks on a first set of processing cores while allowing other cores to handle non-latency-critical tasks, utilizing a task distribution mechanism that allocates tasks based on core priorities.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If tasks are distributed evenly across all processing cores, then device utilization is maximized, but latency-critical tasks experience increased processing delay

Engineering Contradiction:
Improvedevice utilizationVSAvoidprocessing delay
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent segments processing cores into two distinct groups: first set of cores dedicated to latency-critical tasks and second set of cores for non-latency-critical tasks. This segmentation allows differential task allocation based on task type, ensuring that latency-critical tasks receive dedicated processing resources while maintaining overall device utilization through parallel processing on both core sets.

Inventive Principle:
Principle #1Segmentation

2Productivity

If all processing cores handle all task types, then task throughput is maximized, but latency-critical tasks experience interference from other tasks

Engineering Contradiction:
Improvetask throughputVSAvoidtask processing reliability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies local quality by assigning different functional characteristics to different sets of processing cores. The first set of cores is optimized for latency-critical tasks with higher priority allocation, while the second set handles non-latency-critical tasks. This creates localized processing zones with different quality attributes, ensuring that latency-critical tasks receive preferential treatment without compromising overall system throughput.

Inventive Principle:
Principle #3Local quality

3Reliability

If processing cores are dedicated to specific task types, then task processing reliability improves, but device utilization decreases

Engineering Contradiction:
Improvetask processing reliabilityVSAvoiddevice utilization
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent implements a hybrid approach where processing cores maintain specialized functions (first set for latency-critical, second set for non-latency-critical) while the system as a whole achieves multi-functionality by handling both task types simultaneously. The task distribution circuitry dynamically allocates tasks to appropriate core sets, enabling the system to adapt to different workload compositions and maintain high device utilization while preserving specialized processing paths.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS20250336023A1Graphics processing
Publication Date: 2025.10.30 ARM LTD
  • US20250336023A1 patent drawing
  • US20250336023A1 patent drawing
  • US20250336023A1 patent drawing

AI summary

One or more tasks for a processing job are distributed to processing cores of a plurality of processing cores for processing. A first set of one or more of the processing cores is configured to have a higher priority for the processing of tasks of a first type compared to a second set of one or more others of the processing cores. Tasks are distributed to the first and second sets of one or more processing cores for processing in accordance with the priorities of those sets of one or more processing cores for the processing of tasks of the first type.