Graphics Pipeline Scheduling via Dynamic Block Partitioning

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current graphics pipeline architectures face inefficiencies due to bottlenecks in graphics memory and processing core utilization, leading to suboptimal performance in rendering tasks, as existing systems lack dynamic scheduling mechanisms to adapt to varying workloads and data block sizes.

Innovation Solution

A bottleneck-sensitive graphics pipeline scheduling architecture that collects data from performance counters to identify bottlenecks and dynamically adjusts the scheduling of graphics processing cores and texture units by partitioning image data into varying block sizes, optimizing core and memory usage based on workload analysis.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If fixed block sizes are used for partitioning image data, then the scheduling process is simple, but the graphics subsystem cannot adapt to varying workloads and bottlenecks

Engineering Contradiction:
Improveadaptability to varying workloadsVSAvoidscheduling mechanism complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent implements dynamic block size adjustment based on real-time bottleneck detection. The system monitors performance counters and dynamically changes the partitioning block size from fixed to variable, allowing the graphics subsystem to adapt its scheduling strategy according to current workload characteristics and bottleneck locations, thereby resolving the contradiction between adaptability and complexity.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system employs feedback mechanisms by continuously collecting performance counter data from the graphics pipeline, analyzing bottleneck locations, and using this information to adjust scheduling decisions. This closed-loop feedback enables the system to adapt to varying workloads while maintaining manageable complexity through automated decision-making based on measured performance metrics.

Inventive Principle:
Principle #23Feedback

2Productivity

If image data is partitioned into smaller blocks, then processing can be distributed more evenly, but memory usage and processing overhead increase

Engineering Contradiction:
Improveprocessing core utilizationVSAvoidmemory usage and processing overhead
Core Design Contradiction:
ProductivityVSLoss of energy

Solution Approach 1:

The patent changes the parameter of block size from fixed to variable based on detected bottleneck characteristics. When bottlenecks are detected in specific pipeline stages, the system adjusts block size accordingly - using smaller blocks to improve core utilization when needed, and larger blocks to reduce memory overhead when appropriate, thereby optimizing the trade-off between productivity and energy loss.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The system segments the image data processing into variable-sized blocks rather than uniform segments. This segmentation strategy allows flexible distribution of work across processing cores while adapting to bottleneck conditions, improving core utilization without consistently incurring the overhead of fine-grained segmentation by using coarser blocks when bottlenecks permit.

Inventive Principle:
Principle #1Segmentation

3Productivity

If dynamic scheduling is implemented to adapt to bottlenecks, then performance is improved, but the system complexity increases

Engineering Contradiction:
Improvegraphics rendering performanceVSAvoidscheduling architecture complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent implements self-service scheduling where the system automatically detects bottlenecks through performance counters and adjusts its own scheduling strategy without external intervention. This self-managing approach improves rendering performance while controlling complexity by eliminating the need for complex external scheduling controllers, as the system serves itself through automated bottleneck-responsive adaptation.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS8890880B2Graphics pipeline scheduling architecture utilizing performance counters
Publication Date: 2014.11.18 INTEL CORP
  • US8890880B2 patent drawing
  • US8890880B2 patent drawing
  • US8890880B2 patent drawing

AI summary

A method, device, and system are disclosed. In one embodiment the method includes determining a current computing-memory ratio. Then the method compares the current computing-memory ratio to a lower ratio threshold value. Then the method configures a next draw command to be performed using a graphics memory efficiency operational mode when the current computing-memory ratio is below the lower ratio threshold value.