Multi-Stage Switched-Resistor DAC with Gray Code Glitch Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing digital-to-analog converters (DACs) face limitations in terms of power consumption, speed, glitch magnitude, and area requirements, particularly in achieving precise analog output voltage from digital inputs, especially when dealing with large binary values.
Innovation Solution
A digital-to-analog converter system comprising multiple stages, including a most significant bits (MSB) stage, intermediate significant bits (ISB) stage, and least significant bits (LSB) stage, utilizing switched resistor networks and Gray code conversion to efficiently generate analog output voltage, with additional offset cancellation circuits to improve resolution and reduce glitches.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If traditional DAC architectures are used, then the device can convert digital inputs to analog outputs, but power consumption increases and speed decreases
Solution Approach 1:
The DAC is divided into multiple stages (MSB stage, ISB stage, LSB stage), each handling different bit ranges. This segmentation allows parallel processing of different bit groups, improving conversion speed while distributing power consumption across stages rather than concentrating it in a single high-power converter.
Solution Approach 2:
The patent employs switched resistor networks where resistors are dynamically connected or disconnected based on the digital input values. This dynamic switching allows the circuit to achieve high conversion speed by quickly reconfiguring resistance values, while power consumption is reduced because not all resistors are actively driven at full power simultaneously.
2Measurement precision
If high precision analog output is achieved through traditional methods, then resolution improves, but area requirements increase
Solution Approach 1:
The precision DAC function is segmented across three stages (MSB, ISB, LSB), each contributing to the final precision output. This allows high precision to be achieved through the combined effect of multiple smaller, more manageable resistor networks rather than requiring a single large high-precision network, thereby reducing total area.
Solution Approach 2:
The multi-stage architecture can be viewed as a nested structure where each stage processes a portion of the digital input and feeds into the next stage. The LSB stage, for example, operates on the residual error from previous stages, creating a nested processing hierarchy that achieves high precision efficiently within limited area.
3Adaptability or versatility
If large binary values are converted using standard binary representation, then the DAC can handle wide input ranges, but glitch magnitude increases
Solution Approach 1:
The switched resistor networks dynamically reconfigure based on Gray code inputs rather than standard binary. This dynamic switching pattern, where only one bit changes between successive values, minimizes simultaneous switching events that cause glitches, while still maintaining the ability to represent the full range of binary values through the multi-stage architecture.
Solution Approach 2:
The patent converts the potential harm of multiple bit changes in standard binary representation into a benefit by using Gray code, where only one bit changes at a time. This transformation eliminates the glitch problem caused by simultaneous bit transitions, while the multi-stage structure ensures that the full input range capability is preserved.
4Measurement precision
If resolution is enhanced through additional bits, then measurement precision improves, but device complexity increases
Solution Approach 1:
Additional bits for enhanced resolution are segmented across three distinct stages, with each stage handling a specific bit range. This segmentation manages complexity by organizing the processing of numerous bits into manageable groups, where each stage uses similar circuit topologies that can be designed and fabricated using standardized approaches.
Solution Approach 2:
Each stage (MSB, ISB, LSB) performs a similar function of converting its portion of the digital input to an analog contribution, using analogous switched resistor network architectures. This universality reduces design complexity because the same basic circuit block is replicated and adapted across stages, rather than requiring entirely different circuit designs for different bit ranges.
Data Source
AI summary
A digital-to-analog converter for generating an analog output voltage in response to a digital value comprising a plurality of bits, the converter including: (i) a first switched resistor network having a first configuration and for converting a first input differential signal into a first analog output in response to a first set of bits in the plurality of bits; and (ii) a second switched resistor network, coupled to the first switched resistor network, having a second configuration, differing from the first configuration, and for converting a second input differential signal into a second analog output in response to a second set of bits in the plurality of bits.