Grooved Semiconductor Lid Structure for CTE Warpage Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Warpage and stress occur in semiconductor devices due to mismatched Coefficient of Thermal Expansion (CTE) between different materials during thermal processes, leading to issues like shorting and open circuits.

Innovation Solution

The introduction of a lid with stiffness adjustment grooves that match the profile of the semiconductor device, reducing warpage and enhancing thermal interface material uniformity and adhesion.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If a lid is added to cover the semiconductor device, then warpage is reduced and thermal interface material uniformity is improved, but device complexity increases

Engineering Contradiction:
Improvewarpage reductionVSAvoidstructure complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The lid acts as an intermediary component between the packaging substrate and the external environment, mediating the mechanical stresses and providing a reference plane that reduces warpage of the underlying semiconductor device assembly

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The lid changes the mechanical parameters of the assembly by adding stiffness and creating a reference plane, thereby altering the warpage characteristics and improving thermal interface material distribution

Inventive Principle:
Principle #35Parameter changes

2Reliability

If stiffness adjustment grooves are introduced in the lid, then thermal interface material adhesion is enhanced and warpage is reduced, but manufacturing complexity increases

Engineering Contradiction:
Improvethermal interface material adhesionVSAvoidmanufacturing complexity
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The stiffness adjustment grooves create local variations in the lid structure, concentrating flexibility in specific regions while maintaining overall rigidity, thereby enhancing thermal interface material adhesion at critical locations without compromising the lid's structural function

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The lid is segmented by introducing grooves that divide the continuous structure into regions with different stiffness characteristics, allowing localized adaptation to the semiconductor device profile while simplifying the overall manufacturing process

Inventive Principle:
Principle #1Segmentation

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution effectively reduces warpage, enhances thermal interface material performance, and improves the lifespan and reliability of semiconductor devices.

Implementation Method 1

The lid is disposed on the packaging substrate... reducing warpage

Methodology Applied
Scientific EffectStress distribution:

Implementation Method 2

enhances thermal interface material uniformity and adhesion

Methodology Applied
Scientific EffectThermal conduction: Conduction (thermal)

Data Source

PatentUS12354927B2Semiconductor device
Publication Date: 2025.07.08 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US12354927B2 patent drawing
  • US12354927B2 patent drawing
  • US12354927B2 patent drawing

AI summary

A semiconductor device including a package, a lid and a thermal interface material is provided. The package includes a packaging substrate, semiconductor dies and an insulating encapsulation, wherein the semiconductor dies are disposed on and electrically connected to the packaging substrate, and the insulating encapsulation encapsulates the semiconductor dies. The lid is disposed on the packaging substrate, the lid includes a cover portion and foot portion extending from the cover portion to the packaging substrate, wherein the cover portion covers the semiconductor dies and the insulating encapsulation, the foot portion includes foot segments laterally spaced apart from one another, and the foot segments are attached to the packaging substrate. The cover portion of the lid is attached to the package through the thermal interface material.