H-Bridge Laser Driver Architecture for CMOS PAM4 Reliability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current CMOS technology faces challenges in implementing high-speed, high-linearity laser drivers for PAM4 modulation due to high current and voltage requirements, leading to reliability concerns and inefficient power dissipation, especially when integrated into CMOS communication chips for EML and DML applications.

Innovation Solution

An integrated laser driver using a modified H-bridge architecture with NMOS and PMOS DACs, cascode protection, common mode feedback, dual rail predrivers, on-chip termination, and a T-coil, which includes a retimer for high-speed serial data conversion and impedance matching modules for optimal impedance matching.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If laser driver is implemented in modern CMOS technology to achieve high-speed performance, then integration and cost are improved, but reliability deteriorates due to overstress from high current and voltage requirements

Engineering Contradiction:
ImproveintegrationVSAvoidreliability
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The laser driver is divided into two separate H-bridge circuits: a first H-bridge for sourcing current and a second H-bridge for sinking current. Each H-bridge operates independently with its own current path, allowing the circuit to handle high currents while keeping voltage stress on individual transistors within CMOS tolerance limits. This segmentation enables reliable CMOS implementation of high-current laser drivers.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces intermediate voltage levels and current paths between the power supply and the laser diode. By using dual H-bridges with multiple transistor stages, the circuit mediates the high current requirement through distributed current handling, where each transistor handles a portion of the total current, preventing overstress on any single device.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Manufacturing precision

If high current (up to 60 mA) and high voltage swing (up to 2.2V ppse) are provided to achieve PAM4 modulation, then linearity is improved, but power dissipation increases

Engineering Contradiction:
ImprovelinearityVSAvoidpower dissipation
Core Design Contradiction:
Manufacturing precisionVSLoss of energy

Solution Approach 1:

The dual H-bridge circuit operates in a periodic manner, alternating between sourcing and sinking current through the laser diode. The push-pull configuration ensures that current flows in one direction through the laser while the H-bridges switch states, enabling efficient current modulation with reduced power loss compared to unidirectional current paths.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The patent dynamically changes the operating parameters of the H-bridge transistors during operation. By adjusting the switching states and bias conditions of the transistors in response to the modulation signal, the circuit maintains optimal linearity across the full PAM4 signal range while minimizing power dissipation through efficient switching operation.

Inventive Principle:
Principle #35Parameter changes

3Speed

If CML driver is used to provide differential swing, then speed is improved, but current efficiency deteriorates requiring 60 mA for 1.5 Vppse

Engineering Contradiction:
ImprovespeedVSAvoidcurrent efficiency
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

Instead of using a conventional CML approach where current flows through a differential pair, the patent inverts the approach by using H-bridge circuits that actively source and sink current in a push-pull manner. This inversion allows for more efficient current utilization where the same current can be reused in alternating half-cycles, improving current efficiency while maintaining high-speed operation.

Inventive Principle:
Principle #13The other way round (Inversion)

4Loss of energy

If SST driver is used to reduce power consumption, then energy efficiency is improved, but reliability deteriorates due to overstress when swing > 1 Vppse

Engineering Contradiction:
Improvepower consumptionVSAvoidreliability
Core Design Contradiction:
Loss of energyVSReliability

Solution Approach 1:

The SST driver's single current path is segmented into two separate H-bridge circuits with independent current paths for sourcing and sinking. This segmentation distributes the voltage and current stress across multiple transistor stages, preventing the overstress conditions that plague conventional SST drivers at high swing amplitudes while maintaining the low power consumption benefits.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS11894655B2H-bridge integrated laser driver
Publication Date: 2024.02.06 SHANG HAI SITRUS TECH CO LTD
  • US11894655B2 patent drawing
  • US11894655B2 patent drawing
  • US11894655B2 patent drawing

AI summary

An H-bridge integrated laser driver optimizes power dissipation, impedance matching, low-swing and high-swing reliability for electro-absorption modulated laser (EML) and directly modulated laser diode (DML) applications. The laser driver includes a retimer for converting low-speed parallel data to a high-speed serial bit stream and to an inverted representation of the high-speed parallel bit stream, an M-bit PMOS DAC configured to receive a first buffered bit stream, an N-bit NMOS DAC configured to receive a second buffered bit stream substantially synchronized with the first buffered bit stream. A protective device is coupled between the M-bit DAC and the N-bit DAC. A first DC level-shifting predriver array is coupled between the retimer and the M-bit DAC to receive the high-speed parallel bit stream and the inverted high-speed parallel bit stream, and a second DC level-shifting predriver array is coupled between the retimer and the N-bit DAC to receive the high-speed parallel bit stream and the inverted high-speed parallel bit stream. An impedance matching module is coupled to an output of the protective device. The laser driver may be integrated on a CMOS communication chip.