Half-Rate Decision Feedback Equalizer With Cross-Coupled Paths
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional decision feedback equalizers (DFE) face challenges in implementing half-rate architectures due to stringent feedback loop delay requirements, which become increasingly difficult as data rates increase, and are often unsuitable for high-speed data streams, especially when using semiconductor processes that are not compatible with full-rate DFEs.
Innovation Solution
The proposed solution involves a half-rate DFE circuit with cross-coupled equalization paths and relaxed feedback timing requirements, allowing for the equalization of higher rate data streams without the need for complex sample and hold circuitry, using parallel equalization paths and multiplexers to process alternate symbols and provide scaled feedback signals.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If conventional full-rate DFE architecture is used, then equalization performance is maintained, but feedback loop delay requirements become increasingly stringent and difficult to implement as data rates increase
Solution Approach 1:
The equalization function is divided into two separate parallel paths, each handling alternate symbols. This segmentation allows each path to operate at half the data rate, effectively doubling the feedback loop time while maintaining overall equalization performance for the full data rate stream.
Solution Approach 2:
The circuit processes symbols in periodic alternating fashion through two parallel paths, with each path activated for alternate symbol periods. This periodic operation at half-rate enables relaxed timing requirements while still providing continuous equalization for the full-rate data stream.
2Device complexity
If half-rate DFE architecture is implemented, then feedback timing requirements are relaxed and implementation complexity is reduced, but the circuit must process high-speed data streams
Solution Approach 1:
By segmenting the high-speed data stream into two parallel half-rate paths that process alternate symbols, the circuit achieves relaxed timing requirements without requiring complex sample-and-hold circuitry. Each simpler path operates independently at lower speed while collectively handling the full data rate.
Solution Approach 2:
The outputs from the two parallel half-rate equalization paths are combined through a multiplexer or switching mechanism to reconstruct the full-rate equalized data stream, achieving high-speed output from lower-speed processing paths.
3Loss of time
If parallel equalization paths are used to process alternate symbols, then feedback time is doubled and timing requirements are relaxed, but additional circuit components are required
Solution Approach 1:
The equalization function is segmented into two parallel paths with shared components where possible. Each path contains essential equalization elements (summing node, feedback taps, latches) but operates on alternate symbols, doubling the effective feedback time while minimizing redundant components through sharing.
Solution Approach 2:
Certain circuit components are designed to serve multiple functions or be shared between the two parallel paths. For example, the latch structure and feedback tap coefficients can be reused in both paths, reducing the total component count compared to having completely separate equalizers.
Data Source
AI summary
A decision feedback equalizer (DFE) circuit includes a first equalization path and a second equalization path. Each equalization path includes a summing node, a first latch, a second latch, a first feedback path, and a second feedback path. The first latch is configured to latch data received from the summing node. The second latch is configured to latch data received from the first latch. The first feedback path is configured to receive data from the second latch and to provide data to the summing node of the equalization path. The second feedback path is configured to receive data from the first latch and to provide data to the summing node of the other equalization path. The second feedback path provides up to a symbol interval for propagation of data between the summing nodes.