Hardened DSP Circuits in Programmable ICs for Lower Power
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing programmable ICs face challenges in efficiently implementing frequently performed functions due to resource constraints and thermal or die size limitations, necessitating a solution that conserves resources and reduces power consumption.
Innovation Solution
Integrated circuits with hardened circuits for predetermined digital signal processing functionalities, combining programmable and configurable subsystems to optimize resource use and enhance flexibility.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If frequently performed functions are implemented using programmable logic in programmable ICs, then the functions can be configured and reprogrammed, but resources are consumed and power consumption increases due to resource constraints and thermal or die size limitations
Solution Approach 1:
The patent segments the digital signal processing functions into two categories: frequently performed functions implemented as hardened circuits and configurable functions implemented using programmable logic. This segmentation allows the system to optimize for both power efficiency and adaptability by placing each function type in the most appropriate implementation domain.
Solution Approach 2:
The patent applies local quality by providing different implementation qualities for different functions within the same IC. Hardened circuits provide fixed, power-efficient implementation for common functions, while programmable logic provides flexible, reconfigurable implementation for specialized functions. Each part of the system receives the appropriate level of optimization for its specific requirements.
2Adaptability or versatility
If frequently performed functions are implemented using programmable logic in programmable ICs, then the functions can be configured and reprogrammed, but resources are consumed and thermal or die size limitations are reached
Solution Approach 1:
The patent segments the digital signal processing functions into two categories: frequently performed functions implemented as hardened circuits and configurable functions implemented using programmable logic. This segmentation allows the system to optimize for both power efficiency and adaptability by placing each function type in the most appropriate implementation domain.
Solution Approach 2:
The patent applies local quality by providing different implementation qualities for different functions within the same IC. Hardened circuits provide fixed, power-efficient implementation for common functions, while programmable logic provides flexible, reconfigurable implementation for specialized functions. Each part of the system receives the appropriate level of optimization for its specific requirements.
3Use of energy by moving object
If all digital signal processing functions are implemented as hardened circuits, then power consumption is reduced and resources are conserved, but flexibility and configurability are lost
Solution Approach 1:
The patent segments the digital signal processing functions into two categories: frequently performed functions implemented as hardened circuits and configurable functions implemented using programmable logic. This segmentation allows the system to optimize for both power efficiency and adaptability by placing each function type in the most appropriate implementation domain.
Solution Approach 2:
The patent applies local quality by providing different implementation qualities for different functions within the same IC. Hardened circuits provide fixed, power-efficient implementation for common functions, while programmable logic provides flexible, reconfigurable implementation for specialized functions. Each part of the system receives the appropriate level of optimization for its specific requirements.
4Adaptability or versatility
If more programmable logic resources are allocated for configurable functions, then flexibility is enhanced, but resources available for other circuitry are reduced
Solution Approach 1:
The patent segments the digital signal processing functions into two categories: frequently performed functions implemented as hardened circuits and configurable functions implemented using programmable logic. This segmentation allows the system to optimize for both power efficiency and adaptability by placing each function type in the most appropriate implementation domain.
Solution Approach 2:
The hardened circuits provide universal implementation of frequently performed digital signal processing functions, eliminating the need for dedicated programmable logic resources for each common function. This universal implementation frees up programmable logic resources for customized applications while maintaining efficient processing of standard functions.
Data Source
Figure 1A
Figure 1B
Figure 1C
AI summary
An example integrated circuit (300) includes a digital to analog converter, DAC, or analog to digital converter, ADC, circuit (66); a digital processing circuit (301); a serial transceiver (306) coupled to the DAC or ADC circuit through the digital processing circuit (301), wherein the digital processing circuit comprises a hardened circuit (90) configured to perform a predetermined functionality, and a programmable subsystem (308) configured to perform a configurable functionality; and a controller (72) configured to configure the programmable subsystem (308) to perform the configurable functionality.