Hardware Acceleration Plane Transparent Communication

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The computing industry faces challenges in integrating software-driven computing devices with hardware acceleration components, such as FPGAs, due to differences in architecture, performance, power requirements, and interface features, making it difficult to effectively combine these devices in a data processing environment.

Innovation Solution

A data processing system is designed with a software plane and a hardware acceleration plane that share a common physical network, allowing host components and hardware acceleration components to communicate transparently without software assistance, enabling independent operation and efficient resource management.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If hardware acceleration components are integrated with software-driven computing devices, then processing speed and efficiency are improved, but device complexity and integration difficulty increase due to fundamental architectural differences

Engineering Contradiction:
Improveprocessing speedVSAvoidintegration difficulty
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The system is divided into two separate planes: a software plane containing software-driven host components and a hardware acceleration plane containing hardware acceleration components. Each plane operates independently with its own communication protocols and architecture, eliminating integration complexity while maintaining productivity benefits through selective hardware acceleration for specific tasks.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A common physical network serves as an intermediary that connects both the software plane and hardware acceleration plane. This shared network infrastructure enables communication between different plane types without requiring direct integration, allowing hardware acceleration components to supplement software processing while maintaining architectural independence.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If hardware acceleration components communicate through the software plane, then system coordination is achieved, but communication overhead and processing delays increase

Engineering Contradiction:
Improvesystem coordinationVSAvoidcommunication overhead
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

Communication paths are segmented into plane-specific channels. Hardware acceleration components communicate directly with each other through the hardware acceleration plane using hardware-optimized protocols, while software coordination occurs through the software plane. This segmentation eliminates the need for hardware components to communicate through software, reducing communication overhead and processing delays while maintaining system coordination.

Inventive Principle:
Principle #1Segmentation

3Adaptability or versatility

If separate physical networks are used for software and hardware planes, then communication independence is achieved, but system complexity and resource utilization increase

Engineering Contradiction:
Improvecommunication independenceVSAvoidnetwork infrastructure
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The system merges the physical network infrastructure for both software and hardware planes into a single common physical network. Logical separation is maintained through protocol differentiation and plane-specific communication rules, allowing both planes to operate independently while sharing the same physical substrate. This reduces network infrastructure complexity and improves resource utilization compared to using completely separate physical networks.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS11010198B2Data processing system having a hardware acceleration plane and a software plane
Publication Date: 2021.05.18 MICROSOFT TECHNOLOGY LICENSING LLC
  • US11010198B2 patent drawing
  • US11010198B2 patent drawing
  • US11010198B2 patent drawing

AI summary

A data processing system is described herein that includes two or more software-driven host components. The two or more host components collectively provide a software plane. The data processing system also includes two or more hardware acceleration components (such as FPGA devices) that collectively provide a hardware acceleration plane. A common physical network allows the host components to communicate with each other, and which also allows the hardware acceleration components to communicate with each other. Further, the hardware acceleration components in the hardware acceleration plane include functionality that enables them to communicate with each other in a transparent manner without assistance from the software plane.