Hardware Bus Data Analysis System for Real-Time Error Detection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current methods for analyzing serial bus data lack the ability to provide real-time, in-depth insights into bus activity, error rates, and participant activity, often resulting in blind spots and inefficiencies in data acquisition.

Innovation Solution

A bus data analysis method and system that decodes input signals using hardware means, such as FPGAs or ASICs, to perform real-time statistical analysis, enabling the extraction of deeper insights into bus data by analyzing decoded events over time, with features like hardware counters, triggers, and time stamps for accurate data processing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If software routine is used to decode serial bus data, then implementation flexibility is improved, but analysis speed deteriorates causing blind spots in data acquisition

Engineering Contradiction:
Improveimplementation flexibilityVSAvoidanalysis speed
Core Design Contradiction:
Adaptability or versatilityVSProductivity

Solution Approach 1:

The patent replaces software-based decoding with hardware-based decoding using dedicated decoding circuits. This substitution transforms the decoding process from a software-executed task to a hardware-implemented function, enabling real-time analysis without blind spots while maintaining the ability to handle multiple bus protocols through configurable hardware designs.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

2Loss of information

If statistical analysis is performed on decoded data, then deeper insight into bus activity is improved, but system complexity deteriorates

Engineering Contradiction:
Improveinsight depthVSAvoidsystem complexity
Core Design Contradiction:
Loss of informationVSDevice complexity

Solution Approach 1:

The patent merges the decoding function and statistical analysis function into a single integrated hardware system. The decoding circuits are directly coupled with statistical analysis units that continuously analyze decoded data in real-time. This integration eliminates the need for separate post-processing steps and reduces overall system complexity while providing comprehensive bus activity insights.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The statistical analysis units are designed to automatically analyze decoded data without requiring external intervention or post-processing. The system self-monitors bus activity, error rates, and participant behavior continuously, generating insights in real-time through embedded analysis capabilities that operate autonomously alongside the decoding function.

Inventive Principle:
Principle #25Self-service

3Loss of time

If real-time statistical analysis is implemented, then blind spots in data acquisition are eliminated, but hardware resources deteriorate

Engineering Contradiction:
Improveblind spot eliminationVSAvoidhardware resources
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The patent segments the statistical analysis into multiple specialized units, each dedicated to specific types of analysis such as error rate monitoring, idle time measurement, and participant activity tracking. This segmentation allows parallel processing of different statistical parameters simultaneously, eliminating blind spots while distributing hardware resources efficiently across multiple focused functions rather than requiring one monolithic complex unit.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS11163662B2System and method for analyzing bus data
Publication Date: 2021.11.02 ROHDE & SCHWARZ GMBH & CO KG
  • US11163662B2 patent drawing

AI summary

A bus data analysis method comprises the steps of receiving an input signal, decoding the input signal according to a protocol, thereby extracting a data signal from the input signal, and analyzing the data signal extracted from the input signal statistically, thereby generating a statistically analyzed data signal. Furthermore, a bus data analysis system is described.