Hardware Clock Gating for Adaptive Frequency Scaling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing clock signal frequency adjustment methods in integrated circuits rely on software-based solutions with slow response times and require multiple phase locked loops or divider circuits, leading to inefficient power consumption and performance drops in fast-changing scenarios.
Innovation Solution
Adaptive frequency scaling circuitry using hardware-based clock gating mechanisms that dynamically adjust clock signal frequency based on operating conditions, allowing immediate response and fine granularity without the need for multiple phase locked loops.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by stationary object
If software-based control is used to adjust clock signal frequency, then power consumption is reduced, but response time becomes slow and performance drops in fast changing scenarios
Solution Approach 1:
The patent replaces software-based control (electrical/digital system) with hardware-based control (circuit-level implementation). The clock gating circuitry and scaling control circuitry are implemented as dedicated hardware components that can immediately respond to performance indicator changes without software intervention delays, thus reducing response time while maintaining power consumption benefits
Solution Approach 2:
The patent implements dynamic clock signal frequency adjustment through hardware circuitry that can adaptively change clock frequencies in real-time based on performance indicators. The system transitions from static software-controlled frequency adjustment to dynamic hardware-based adjustment, enabling immediate response to changing operational conditions
2Adaptability or versatility
If multiple phase locked loops are used to generate clock signals with different frequencies, then frequency adjustment capability is improved, but device complexity increases
Solution Approach 1:
The patent implements a single phase locked loop that can generate multiple clock signal frequencies through programmable division ratios and scaling control circuitry. This multi-functional approach allows one PLL to replace what would traditionally require multiple PLLs, reducing device complexity while maintaining the ability to provide different clock frequencies to various circuit blocks
Solution Approach 2:
The patent combines multiple frequency generation functions into a single integrated phase locked loop system. By merging the frequency multiplication, division, and scaling functions into one unified hardware block with programmable control, the system achieves the same adaptability as multiple separate PLLs would provide, but with reduced complexity and resource usage
Data Source
AI summary
Systems, methods, and circuitries are disclosed generating a dynamic clock signal having a dynamic clock signal frequency for a data processing system from an input clock signal having an input clock signal frequency. In one example, adaptive frequency scaling circuitry includes scaling control circuitry and clock gating circuitry. The scaling control circuitry includes hardware configured to receive a performance indicator value indicative of an operating parameter of the data processing system and select a dynamic clock gating control value based at least on the performance indicator value. The clock gating circuitry is configured to receive the dynamic clock gating control value, and in response, selectively gate the input clock signal based on the dynamic clock gating control value to generate the dynamic clock signal.