Hardware Failure Detection via Unique Test Patterns
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing methods for testing hardware components in communication systems, such as Time-Division Multiplexing (TDM) matrix switches, fail to detect hardware failures reliably, leading to potential security violations and misconnections.
Innovation Solution
A system comprising a test pattern injector and detector is used to generate and verify unique test patterns across verification paths, allowing for the detection of hardware failures in communication network components, including logic, memory, and interfaces, by injecting test patterns and comparing received patterns with expected ones.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional testing methods are used for hardware components in TDM matrix switches, then the system operation is maintained, but hardware failures remain undetectable leading to misconnections and security violations
Solution Approach 1:
The testing system is segmented into distinct functional modules: test pattern generators at each end office that create unique identification patterns, transmission paths through the TDM matrix switch, and correlators that detect and verify these patterns. This segmentation allows independent testing of each component while maintaining overall system reliability.
Solution Approach 2:
Test patterns serve as intermediaries between the test pattern generators and correlators. These unique digital patterns are injected into the TDM matrix switch and transmitted through the verification path, enabling indirect detection of hardware failures without requiring direct access to internal switch components.
2Reliability
If test patterns are injected into verification paths to detect hardware errors, then hardware failures are detected, but the system complexity increases due to additional testing components
Solution Approach 1:
The test pattern generators and correlators are designed to handle multiple verification paths simultaneously using time division multiplexing. Each end office can generate and detect test patterns across multiple TDM paths, allowing a single testing component to serve multiple functions and reduce overall system complexity.
Solution Approach 2:
The testing system operates periodically by injecting test patterns at specific time intervals and comparing received patterns at corresponding intervals. This periodic operation allows the system to maintain normal TDM switch operations between tests while systematically verifying hardware integrity at regular intervals.
3Measurement precision
If unique test patterns are generated and transmitted through TDM matrix switch, then hardware misconnections are detected, but the testing process requires additional time and resources
Solution Approach 1:
Test patterns are generated and prepared in advance at the end offices before being injected into the TDM matrix switch. The expected test patterns are pre-computed and stored in the correlators, allowing for immediate comparison upon receipt and reducing the overall testing time by eliminating on-the-fly pattern generation and computation.
Solution Approach 2:
The testing system uses digital copies of test patterns rather than physical test signals. Unique digital identification patterns are replicated and transmitted through the TDM matrix switch, allowing for precise comparison and detection of any deviations caused by hardware failures without requiring complex physical measurement equipment.
Data Source
AI summary
A system for testing hardware components includes a test pattern injector and a test pattern detector coupled to verification paths that pass through hardware components. The test pattern injector generates unique test patterns. A test pattern tests hardware features of the hardware components of a corresponding verification path. The test pattern injector injects the test patterns into the corresponding verification paths. The test pattern detector establishes expected test patterns. An expected test pattern matches an injected test pattern of a corresponding verification path. The test pattern detector determines whether received test patterns match the expected test patterns.