Hardware IP Address Allocation for Processor Load Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing communication devices face limitations in automatically allocating IPv6 addresses using hardware logic, as they require analysis and processing at both the Internet and application layers, which reduces the advantage of using TCP/IP hardware logic and increases processor load.
Innovation Solution
A communication chipset and protocol offload method that automatically allocates IPv4 or IPv6 addresses through hardware logic without software protocol analysis, using a state machine to configure IP addresses based on packet data and enable address configuration via ICMP packets in automatic-search or stateless address auto-configuration modes, reducing processor load and enabling address allocation across various environments.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Extent of automation
If software stack is used for automatic address allocation, then protocol analysis and address assignment can be performed, but processor load increases and communication latency increases
Solution Approach 1:
The patent replaces software-based protocol analysis and address allocation with hardware logic circuits. The hardware logic directly processes packets at the network access layer to automatically allocate addresses, eliminating the need for software stack processing and significantly reducing processor load while maintaining automation.
Solution Approach 2:
The patent extracts the address allocation function from the software stack and implements it as dedicated hardware logic in the communication chipset. This separation allows the hardware to handle address allocation independently without burdening the processor with protocol analysis tasks.
2Productivity
If TCP/IP hardware logic is used to bypass packets to CPU, then communication load of microcomputer is reduced, but IPv6 address allocation capability is limited
Solution Approach 1:
The patent designs the hardware logic to perform multiple functions: it can process both IPv4 and IPv6 packets at the network access layer, and it supports both stateful DHCPv6 and stateless address auto-configuration modes. This multi-functionality maintains the communication load reduction benefit while restoring full IPv6 address allocation capability.
Solution Approach 2:
The hardware logic includes configurable parameters that can be dynamically adjusted to support different address allocation methods. The system can switch between stateful DHCPv6 and stateless address auto-configuration modes based on network conditions, providing adaptability while maintaining hardware-based processing efficiency.
3Productivity
If hardware logic is used for address allocation, then processor load is reduced, but protocol analysis capability is limited
Solution Approach 1:
The patent segments the packet processing function into two parts: network access layer processing is handled by hardware logic for automatic address allocation, while upper layer protocol analysis remains available through software stack. This segmentation allows hardware-based processor load reduction while preserving protocol analysis capability where needed.
Data Source
AI summary
The present invention relates to a communication chipset, a communication device and a protocol offload method for automatic address allocation, and the communication chipset includes: a plurality of registers for storing address setting modes and IP addresses; a controller-interface for setting the address setting mode on the basis of a data received from a controller controlling an offload device through execution of a program; a network-interface for transmitting and receiving a network packet; and an IP address creation control module for automatically setting an IP address of the plurality of registers using the received network packet according to the set address setting mode.