Hardware ITI Mitigation Circuit Using Averaged Side Track Samples

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Magnetic recording systems face significant challenges in mitigating inter-track interference (ITI) noise, particularly in hard disk drives with closely spaced tracks, where existing software-based solutions are inefficient and can only process a few sectors per disk revolution, limiting storage capacity and reliability.

Innovation Solution

The implementation of hardware-based ITI mitigation techniques using averaged values, where ITI cancellation data is obtained and applied to averaged read samples or ITI-mitigated samples, leveraging the write data path to deliver cancellation data during read operations, thereby improving data recovery and reducing noise interference.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If software-based ITI mitigation is used in hard disk controllers, then ITI noise can be reduced, but data processing speed becomes insufficient and only a few sectors can be recovered per disk revolution

Engineering Contradiction:
ImproveITI noise reductionVSAvoiddata processing speed
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent replaces software-based ITI mitigation with a hardware-based circuit implementation. The read channel circuitry includes dedicated hardware components such as an ITI mitigation circuit that operates in parallel with the main data path, eliminating the bottleneck of software processing and enabling real-time ITI cancellation for all sectors without limiting disk revolution speed

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The patent introduces an intermediate averaging circuit that processes read samples before ITI mitigation. This circuit averages multiple read samples to reduce noise and improve signal quality, creating a more effective input for the ITI mitigation circuit and enhancing overall system performance

Inventive Principle:
Principle #24Intermediary (Mediator)

2Quantity of substance

If tracks are placed closer together to increase storage capacity, then disk capacity increases, but inter-track interference noise increases and reduces signal-to-noise ratio

Engineering Contradiction:
Improvestorage capacityVSAvoidsignal-to-noise ratio
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The patent uses the ITI noise signal itself as part of the cancellation process. The ITI mitigation circuit obtains cancellation data from adjacent tracks and uses this information to generate cancellation signals that are subtracted from the read signal, effectively converting the harmful ITI noise into a useful cancellation reference

Inventive Principle:
Principle #22Blessing in disguise (Convert harm into benefit)

Solution Approach 2:

The patent changes the signal processing parameters by implementing hardware-based real-time ITI cancellation with averaging. This allows the system to maintain high storage capacity with closely spaced tracks while actively compensating for ITI noise through dynamic signal processing, thereby preserving signal-to-noise ratio

Inventive Principle:
Principle #35Parameter changes

3Productivity

If hardware-based ITI mitigation is implemented, then data processing speed improves, but device complexity increases

Engineering Contradiction:
Improvedata processing speedVSAvoidcircuit complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent merges the ITI mitigation functionality with the existing read channel circuitry. The ITI mitigation circuit is integrated into the read path and shares resources with other signal processing functions, reducing overall system complexity while maintaining high processing speed

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent designs the read channel circuitry to perform multiple functions: normal data reading, ITI mitigation, and averaging of read samples. This multi-functional approach eliminates the need for separate dedicated hardware for each function, reducing device complexity while maintaining productivity

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS8902524B2Inter-track interference mitigation in magnetic recording systems using averaged values
Publication Date: 2014.12.02 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LTD
  • US8902524B2 patent drawing
  • US8902524B2 patent drawing
  • US8902524B2 patent drawing

AI summary

Hardware-based methods and apparatus are provided for inter-track interference mitigation in magnetic recording systems using averaged values. Inter-track interference (ITI) is mitigated in a magnetic recording system by obtaining ITI cancellation data; and providing the ITI cancellation data for ITI mitigation, wherein the ITI mitigation is performed in combination with an averaging procedure for one or more of ITI mitigation of averaged data and averaging of ITI mitigated data. The sector is optionally decoded using the ITI mitigated samples. Samples for one or more side track sectors can also be averaged. The averaged side track samples can be provided as ITI cancellation data for ITI mitigation. The averaging procedure optionally applies a scaling factor to each read value.