HART Peripheral Module Dynamic Variable Access

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current process control systems face limitations in accessing and transmitting all available HART variables due to restricted address spaces in peripheral modules, which restricts the number of HART variables that can be mapped and requires pre-definition of needed variables, making real-time data exchange and re-parameterization challenging.

Innovation Solution

A peripheral module with an address space that includes a communication area for cyclically updating and transmitting individual HART variables, allowing the CPU unit to specify which variable to read and providing continuous updates until a new command is received, enabling independent access to all HART variables without re-parameterization.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If the address space in the peripheral module is expanded to accommodate more HART variables, then the number of accessible HART variables increases, but the device complexity and cost increase

Engineering Contradiction:
Improvenumber of HART variablesVSAvoidaddress space size
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

The patent segments the HART variable data transmission by creating a communication area with separate command and answer buffers. Instead of loading all HART variables simultaneously into the process image, the system transmits variables individually or in smaller groups through dedicated buffer areas, reducing the peak memory requirement in the peripheral module's address space.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a time dimension to the data transmission process by implementing cyclic reading of HART variables. Variables are transmitted sequentially over multiple communication cycles rather than all at once, allowing the system to access more variables than can fit in the static address space by reusing the same memory locations across different time cycles.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Ease of operation

If all HART variables are pre-defined and mapped in the address space, then data access is simplified, but the adaptability to different process requirements decreases

Engineering Contradiction:
Improvedata access simplicityVSAvoidflexibility in variable selection
Core Design Contradiction:
Ease of operationVSAdaptability or versatility

Solution Approach 1:

The patent implements dynamic access to HART variables through a communication area that can be configured at runtime. The CPU unit can dynamically select which HART variables to read by writing appropriate command codes to the output area, allowing the system to adapt to different process requirements without re-parameterization. The communication area acts as a dynamic interface between the fixed address space and the flexible HART protocol.

Inventive Principle:
Principle #15Dynamics

3Quantity of substance

If HART variables are transmitted asynchronously via datasets, then all variables can be accessed, but the timing becomes uncalculable and simultaneous access to multiple peripheral modules is prevented

Engineering Contradiction:
Improvenumber of accessible HART variablesVSAvoidtiming calculability
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The patent implements periodic cyclic reading of HART variables from the communication area. The CPU unit reads variables at regular intervals through the dedicated communication buffers, ensuring predictable and calculable timing. This periodic access pattern allows multiple peripheral modules to be accessed simultaneously in a synchronized manner, maintaining real-time determinism while still providing access to all HART variables.

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS10311006B2Method and peripheral module for transmitting highway addressable remote transducer (HART) variables and CPU unit for reading the HART variables
Publication Date: 2019.06.04 SIEMENS AG
  • US10311006B2 patent drawing
  • US10311006B2 patent drawing
  • US10311006B2 patent drawing

AI summary

A peripheral module for connecting Highway Addressable Remote Transducer (HART) field devices provides different HART variables to the input area of its address space for cyclic reading by a CPU unit and continuously updates these HART variables, wherein a communication area for transmitting an individual HART variable is provided in the input and output area of the address space, where the CPU unit writes a command, which specifies the current HART variable to be read, into the output area of the communication area and the peripheral module provides and updates the specified HART variable in the input area of the communication area until a time at which the CPU unit writes a new command, which specifies another HART variable to be read, into the output area in order to make the transmission of all potentially available HART variables possible in a simple manner.