HBM Signal Delay for Constant Bitrate Timing Alignment
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing technologies face challenges in efficiently delaying high-speed constant bitrate signals without altering the bitrate, particularly in optical transport networking systems, where different transmission lines can cause timing discrepancies that require seamless data stream synchronization.
Innovation Solution
A delay apparatus utilizing a high bandwidth memory (HBM) with demultiplexing and multiplexing operations through multiple channels to temporarily store and retrieve data units, maintaining constant bitrate by aligning signal timing without affecting throughput.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If data is temporarily stored in memory to delay high-speed signals, then timing synchronization is improved, but throughput decreases and interruptions occur between read and write requests
Solution Approach 1:
The incoming data stream is segmented into fixed-size data units (e.g., 64-byte blocks) that are independently processed. This segmentation allows the memory system to handle data in discrete chunks, enabling efficient burst transfers and reducing the overhead of individual write/read operations, thereby maintaining throughput while achieving timing synchronization.
Solution Approach 2:
The patent introduces a multi-dimensional memory access structure using HBM with multiple banks and channels. Data is distributed across different memory banks and accessed through multiple parallel channels, transforming a single-dimensional sequential access problem into a multi-dimensional parallel access system. This dimensional transformation enables simultaneous write and read operations without interruptions.
2Reliability
If conventional memory is used for delaying high-speed signals, then data storage is achieved, but data rate must be reduced to match memory write speed
Solution Approach 1:
The HBM memory system enables continuous data flow by performing write and read operations simultaneously through different memory channels. The demultiplexer continuously feeds data units to the memory while the multiplexer continuously retrieves delayed data, maintaining uninterrupted high-speed data flow without requiring rate reduction.
Solution Approach 2:
The system dynamically allocates data units to different memory banks based on timing requirements and channel availability. The memory controller adaptively manages write and read operations across multiple channels, dynamically adjusting the data flow to match the high input rate while achieving the required delay, without forcing a reduction in data rate.
3Productivity
If multiple transmission lines are used for data transmission, then data transfer capability is improved, but timing discrepancies occur between different lines
Solution Approach 1:
The system performs preliminary timing analysis when data units are first received from different transmission lines. The demultiplexer identifies the source line and timestamp for each data unit, storing this timing information in metadata. This preliminary action enables subsequent read operations to retrieve data in the correct temporal order, synchronizing outputs from multiple lines without losing the parallel transfer capability.
Data Source
AI summary
The invention provides an improved apparatus and method for delaying high-speed constant bitrate signals in a programmable manner. For this purpose, a signal is demultiplexed into individual data units, and the data units are temporarily stored in a high bandwidth memory by writing and reading via multi-channel first data transfer. In this way, the temporary storage of data can be achieved without noticeable decrease of memory throughput and without interruption between writing and reading requests.