High Bandwidth Memory Unidirectional Data Flow

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current high-bandwidth memory systems face inefficiencies due to the time required to transition between read and write operations, limiting data transmission bandwidth.

Innovation Solution

Configuring memory units to perform concurrent read and write operations in parallel, with the ability to alter relative bandwidths by assigning bi-directional transmission interfaces as uni-directional input or output paths, and implementing coherency checks to manage potential conflicts.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If the memory uses bi-directional transmission interfaces for both read and write operations, then the interface versatility is improved, but the transition time between read and write operations increases, reducing bandwidth efficiency

Engineering Contradiction:
Improveinterface versatilityVSAvoidtransition time
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

The bi-directional transmission interfaces are segmented into separate unidirectional data input paths and data output paths. Each path is dedicated to a specific direction of data flow, eliminating the need for transition between read and write modes while maintaining full interface versatility through the combined capability of multiple dedicated paths.

Inventive Principle:
Principle #1Segmentation

2Device complexity

If the memory performs sequential read and write operations using shared interfaces, then the device complexity is reduced, but the productivity decreases due to sequential operation and transition overhead

Engineering Contradiction:
Improvedevice complexityVSAvoidbandwidth efficiency
Core Design Contradiction:
Device complexityVSProductivity

Solution Approach 1:

The transmission interfaces are divided into separate unidirectional paths for input and output operations. This segmentation enables parallel execution of read and write operations without requiring complex switching mechanisms, as each path operates independently in its dedicated direction.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system transitions from a single shared interface operating in different modes (time dimension) to multiple dedicated unidirectional paths operating simultaneously (spatial dimension). This dimensional change enables parallel operations and eliminates mode transition overhead while maintaining relatively simple device architecture.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Stability of the object's composition

If the memory allocates fixed bandwidth ratios for read and write operations, then the system stability is improved, but the adaptability to varying workload requirements decreases

Engineering Contradiction:
Improvesystem stabilityVSAvoidbandwidth adaptability
Core Design Contradiction:
Stability of the object's compositionVSAdaptability or versatility

Solution Approach 1:

The system provides dynamic bandwidth allocation by allowing flexible assignment of unidirectional data paths to read or write operations based on workload requirements. The controller can dynamically reconfigure which unidirectional paths are active for reading versus writing, enabling adaptation to varying demands while maintaining system stability through controlled reconfiguration.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS20250045238A1Systems and Methods For High Bandwidth Memory With Unidirectional Data Flow
Publication Date: 2025.02.06 GOOGLE LLC
  • US20250045238A1 patent drawing
  • US20250045238A1 patent drawing
  • US20250045238A1 patent drawing

AI summary

The present application relates to systems and methods for providing high bandwidth connections between memory and computing units. For example, memory units can be configured to perform concurrent read and write operations in parallel to one another. The memory units can also be configured to alter the relative bandwidths that are available for the read and write operations. For example, bi-directional transmission interfaces of a memory unit can be assigned to operate as uni-directional interfaces that are a part of either a data input path or a data output path.