Heterojunction Bipolar Transistor Collector Layer Capacitance Stabilization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Heterojunction bipolar transistors experience significant variations in base-to-collector capacitance with changes in collector voltage, leading to increased modulation distortion and power gain variability, which deteriorates linearity.

Innovation Solution

Incorporating a p-type semiconductor layer with a sheet concentration less than 1×10^11 cm^-2 within the collector layer, strategically positioned between n-type semiconductor layers, to reduce capacitance variations and improve linearity across a wide voltage range.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If a uniform impurity concentration is used in the collector layer, then the manufacturing process is simple, but the base-to-collector capacitance varies significantly with voltage changes

Engineering Contradiction:
Improvecollector layer fabrication simplicityVSAvoidbase-to-collector capacitance stability
Core Design Contradiction:
Ease of manufactureVSStability of the object's composition

Solution Approach 1:

The collector layer is divided into multiple regions with different impurity concentrations: a first collector layer with lower impurity concentration and a second collector layer with higher impurity concentration. This segmentation allows the structure to maintain constant base-to-collector capacitance across voltage variations while remaining manufacturable through selective doping processes.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different regions of the collector layer are assigned different impurity concentrations tailored to their specific functional requirements. The first collector layer region has lower impurity concentration to maintain low capacitance, while the second collector layer region has higher impurity concentration to provide adequate carrier supply, optimizing local electrical characteristics throughout the structure.

Inventive Principle:
Principle #3Local quality

2Quantity of substance

If the collector layer has high impurity concentration, then the carrier supply is sufficient, but the base-to-collector capacitance increases and varies with voltage

Engineering Contradiction:
Improvecarrier concentration in collectorVSAvoidbase-to-collector capacitance constancy
Core Design Contradiction:
Quantity of substanceVSStability of the object's composition

Solution Approach 1:

The collector layer is segmented into a first region with lower impurity concentration and a second region with higher impurity concentration. This segmentation enables the structure to provide sufficient carriers through the higher concentration region while maintaining low and stable capacitance through the lower concentration region, resolving the contradiction between carrier supply and capacitance stability.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The impurity concentration parameter is varied spatially within the collector layer, creating a gradient or stepped distribution rather than a uniform value. This parameter change allows different zones to contribute differently to carrier supply and capacitance characteristics, achieving both sufficient carrier concentration and stable capacitance.

Inventive Principle:
Principle #35Parameter changes

3Adaptability or versatility

If the base-to-collector capacitance varies with voltage, then the transistor can operate across a wide voltage range, but modulation distortion and power gain variability increase

Engineering Contradiction:
Improvevoltage operating rangeVSAvoidlinearity and signal fidelity
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The collector layer is segmented into regions with different impurity concentrations that work together to maintain constant base-to-collector capacitance across the voltage operating range. This segmentation enables the transistor to operate reliably with high linearity and low modulation distortion throughout the entire voltage range, achieving both adaptability and signal fidelity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different regions of the collector layer are optimized for different functions: one region prioritizes low capacitance for stability, while another region ensures adequate carrier supply for wide voltage operation. This local quality differentiation allows the device to maintain high reliability and linearity across the full operating voltage range.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS10636897B2Semiconductor device having a collector layer including first-conductivity-type semiconductor layers
Publication Date: 2020.04.28 MURATA MFG CO LTD
  • US10636897B2 patent drawing
  • US10636897B2 patent drawing
  • US10636897B2 patent drawing

AI summary

In a bipolar transistor, a collector layer includes three semiconductor layers: an n-type GaAs layer (Si concentration: about 5×1015 cm−3, thickness: about 350 nm), a p-type GaAs layer (C concentration: about 4.5×1015 cm−3, thickness: about 100 nm, sheet concentration: 4.5×1010 cm−2), and an n-type GaAs layer Si concentration: about 5×1015 cm−3, thickness: about 500 nm. The sheet concentration of the p-type GaAs layer is set to less than 1×1011 cm−2.